NDLI: Word-Length Aware DSP Hardware Design Flow Based on High-Level Synthesis

Content Provider	Springer Nature Link
Author	Gal, Bertrand Casseau, Emmanuel
Copyright Year	2010
Abstract	Multimedia applications such as video and image processing are often characterized as computation intensive applications. For these applications the word-length of data and instructions is different throughout the application. Generating hardware architectures is not a straightforward task since it requires a deep word-length analysis in order to properly determine what hardware resources are needed. In this paper we suggest an automated design methodology based on high-level synthesis which takes care of data word-length and interconnection resource cost in order to generate area and power efficient fixed-point architectures for DSP applications. Both ASIC and FPGA technologies are targeted. Experimental results show that our proposed approach reduces area by 6% to 42% on FPGA technology and by 9% to 48 % on ASIC compared to previous approaches. Power saving can reach up to 44% on FPGA technology and 36% on ASIC.
Starting Page	341
Ending Page	357
Page Count	17
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	62
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2010-04-07
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Data sizing Hardware design High-level synthesis Resource sharing Pattern Recognition Electrical Engineering Circuits and Systems Computer Imaging, Vision, Pattern Recognition and Graphics Image Processing and Computer Vision Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis

Automated Design Space Exploration for DSP Applications

Reconfigurable Blocks Based on Balanced Ternary

Energy Aware Algorithm and Implementation of SDR Oriented HSDPA Chip Level Equalizer

Latest Advances on Design and Implementation of DSP Systems

An Area-Efficient Design of Variable-Length Fast Fourier Transform Processor

System Level Design and Implementation for Region-of-Interest Segmentation

Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems

Guest Editors’ Introduction to Special Issue on Advances in DSP System Design

Word-Length Aware DSP Hardware Design Flow Based on High-Level Synthesis

Similar Documents

Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis

Automated Design Space Exploration for DSP Applications

Reconfigurable Blocks Based on Balanced Ternary

Energy Aware Algorithm and Implementation of SDR Oriented HSDPA Chip Level Equalizer

Latest Advances on Design and Implementation of DSP Systems

An Area-Efficient Design of Variable-Length Fast Fourier Transform Processor

System Level Design and Implementation for Region-of-Interest Segmentation

Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems

Guest Editors’ Introduction to Special Issue on Advances in DSP System Design

Word-Length Aware DSP Hardware Design Flow Based on High-Level Synthesis