NDLI: Design of an Embedded Arabic Optical Character Recognition

Content Provider	Springer Nature Link
Author	Al Marakeby, A. Kimura, F. Zaki, M. Rashid, A.
Copyright Year	2012
Abstract	This work presents an embedded Arabic OCR system. The proposed system is compact and portable which make it useful for many applications such as blind assistance and language translation. OCR system consists of the sub-systems: image acquisition, pre-processing, segmentation, feature extraction, classification, and post- processing. For each sub-system there are several of algorithms and techniques to be implemented. Working with PCs gives the designer freedom to select the algorithms and techniques according to the required performance, reliability and reusability. However with the embedded systems we are facing many problems and challenges. Such challenges are associated with memory, speed, and computational power. FPGA is selected as the hardware platform for realizing that recognition task. An OCR system is designed and implemented on PC. Then this system is transferred to FPGA after a set of optimization procedures. Utilizing the features of FPGA technology, Hardware / Software co-design is accomplished on an FPGA board. In that design the systems is partitioned into software modules and hardware components to get the advantages of software flexibility and hardware speed. A database of 3000 Arabic characters is used to train and test the performance of the system. The effects of changing the number of features and classification parameters on accuracy, memory and speed are measured. Design points are selected in order to improve the memory required, speed and computation power without affecting the accuracy.
Starting Page	249
Ending Page	258
Page Count	10
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	70
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2012-04-03
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Arabic character recognition Embedded systems FPGA Discriminant functions Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Parallel Recognition Engine for Handwritten Arabic Words

3D EM/MPM Image Segmentation Using an FPGA Embedded Design Implementation

An Embedded Real-Time Surveillance System: Implementation and Evaluation

High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA

Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Sequential Large Multipliers on FPGAs

An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm

Hardware Specialization in Low-power Sensing Applications to Address Energy and Resilience

A Mersenne Twister Hardware Implementation for the Monte Carlo Localization Algorithm

Design of an Embedded Arabic Optical Character Recognition

Similar Documents

FPGA Parallel Recognition Engine for Handwritten Arabic Words

3D EM/MPM Image Segmentation Using an FPGA Embedded Design Implementation

An Embedded Real-Time Surveillance System: Implementation and Evaluation

High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA

Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Sequential Large Multipliers on FPGAs

An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm

Hardware Specialization in Low-power Sensing Applications to Address Energy and Resilience

A Mersenne Twister Hardware Implementation for the Monte Carlo Localization Algorithm

Design of an Embedded Arabic Optical Character Recognition