NDLI: Effective file data-block placement for different types of page cache on hybrid main memory architectures

Content Provider	Springer Nature Link
Author	Dai, Penglin Zhuge, Qingfeng Chen, Xianzhang Jiang, Weiwen Sha, Edwin H. M.
Copyright Year	2014
Abstract	Hybrid main memory architectures employing both DRAM and non-volatile memories (NVMs) are becoming increasingly attractive due to the opportunities for exploring benefits of various memory technologies, for example, high speed writes on DRAM and low stand-by power consumption on NVMs. File data-block placement (FDP) on different types of page cache is one of the important problems that directly impact the performance and cost of file operations on a hybrid main memory architecture. Page cache is widely used in modern operating systems to expedite file I/O by mapping disk-backed file data-blocks in main memory to process space in virtual memory. In a hybrid main memory, different types of memory with different read/write costs can be allocated as page cache by operating system. In this paper, we study the problem of file data-block placement on different types of page cache to minimize the total cost of file accesses in a program. We propose a dynamic programming algorithm, the FDP Algorithm, to solve the problem optimally for simple programs. We develop an ILP model for the file data-block placement problem for programs composed of multiple regions with data dependencies. An efficient heuristic, the global file data-block placement (GFDP) Algorithm, is proposed to obtain near-optimal solutions for the problem of global file data-block placement on hybrid main memory. Experiments on a set of benchmarks show the effectiveness of the GFDP algorithm compared with a greedy strategy and the ILP. Experimental results show that the GFDP algorithm reduces the total cost of file accesses by $$51.3~\%$$ on average compared with the the greedy strategy.
Starting Page	485
Ending Page	506
Page Count	22
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	17
Issue Number	3-4
e-ISSN	15728080
Language	English
Publisher	Springer US
Publisher Date	2014-09-27
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Hybrid main memory Page cache File data-block placement Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Special Purpose and Application-Based Systems
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Probability-based static wear-leveling algorithm for block and hybrid-mapping NAND flash memory

Data pattern aware FTL for SLC+MLC hybrid SSD

Phase distance mapping: a phase-based cache tuning methodology for embedded systems

A method for partitioning applications in hybrid reconfigurable architectures

Design and implementation of a uniformity-improving page allocation scheme for flash-based storage systems

Reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions

Data-assemblage: a translation-page-aware data block allocation strategy for flash-based solid state drives

Hybrid Cache Analysis in Running Time Verification of Embedded Software

HDTLib: an efficient implementation of SystemC data types for fast simulation at different abstraction levels

Effective file data-block placement for different types of page cache on hybrid main memory architectures

Similar Documents

Probability-based static wear-leveling algorithm for block and hybrid-mapping NAND flash memory

Data pattern aware FTL for SLC+MLC hybrid SSD

Phase distance mapping: a phase-based cache tuning methodology for embedded systems

A method for partitioning applications in hybrid reconfigurable architectures

Design and implementation of a uniformity-improving page allocation scheme for flash-based storage systems

Reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions

Data-assemblage: a translation-page-aware data block allocation strategy for flash-based solid state drives

Hybrid Cache Analysis in Running Time Verification of Embedded Software

HDTLib: an efficient implementation of SystemC data types for fast simulation at different abstraction levels

Effective file data-block placement for different types of page cache on hybrid main memory architectures