NDLI: An integrated memory-disk system with buffering adapter and non-volatile memory

Content Provider	Springer Nature Link
Author	Yoon, Su Kyung Bian, Mei Ying Kim, Shin Dug
Copyright Year	2014
Abstract	Next generation non-volatile memory devices are promising replacements for DRAM and Flash memories for mobile devices because of their energy efficiency and non-volatile characteristics. In this paper, we propose a new memory hierarchy system for next-generation non-volatile memory devices that is called an integrated memory-disk (IM-D) structure. It can merge a conventional main memory layer and a disk storage layer into a single memory layer using Phase change memory (PCM) and Flash memories. The IM-D architecture, consisting of a dual buffering IM-D adapter to improve the limited endurance and latencies, an array of PCM/Flash hybrid memories, and an associated memory management module called the IM-D translation layer in the operating system, is designed to utilize the advantages of next-generation non-volatile memory devices and at the same time overcome some shortcomings, like the asymmetric read/write access latencies and limited endurance, of a conventional memory hierarchy system. In the IM-D architecture, we propose an array of PCM/Flash hybrid memories and a migration scheme to enhance the cost effective performance and to reduce access latency. Our experimental results show that the miss rate of the proposed IM-D adapter is reduced by 49 % as compared with the conventional memory module, and the write count is reduced by 60.15 %. In addition, the access latency of the IM-D storage is improved by 45.3 %.
Starting Page	609
Ending Page	626
Page Count	18
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	17
Issue Number	3-4
e-ISSN	15728080
Language	English
Publisher	Springer US
Publisher Date	2014-10-22
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory hierarchy Cache and buffering Integrated memory disk structure Dual buffering adapter Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Special Purpose and Application-Based Systems
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Accurate age counter for wear leveling on non-volatile based main memory

A content-aware writing mechanism for reducing energy on non-volatile memory based embedded storage systems

Design exploration of a NVM based hybrid instruction memory organization for embedded platforms

The System-on-a-Chip Lock Cache

ESWEEK 2009 special issue introduction

ESWEEK 2007 special issue introduction

Effective file data-block placement for different types of page cache on hybrid main memory architectures

Cache-aware optimization of BAN applications

Communication architecture design for reconfigurable multimedia SoC platform

An integrated memory-disk system with buffering adapter and non-volatile memory

Similar Documents

Accurate age counter for wear leveling on non-volatile based main memory

A content-aware writing mechanism for reducing energy on non-volatile memory based embedded storage systems

Design exploration of a NVM based hybrid instruction memory organization for embedded platforms

The System-on-a-Chip Lock Cache

ESWEEK 2009 special issue introduction

ESWEEK 2007 special issue introduction

Effective file data-block placement for different types of page cache on hybrid main memory architectures

Cache-aware optimization of BAN applications

Communication architecture design for reconfigurable multimedia SoC platform

An integrated memory-disk system with buffering adapter and non-volatile memory