NDLI: A compact broadband stacked medium power amplifier in standard 65 nm CMOS technology

Content Provider	Springer Nature Link
Author	Tarar, Mohsin Mumtaz Wei, Muh Dey Khan, Muhammad Abdullah Negra, Renato
Copyright Year	2016
Abstract	This work presents the design and implementation of a fully integrated and compact broadband medium stacked power amplifier in standard 65 nm bulk CMOS. The amplifier topology utilizes three NMOS stack and three PMOS stack at the output to primarily increase the output impedance along with the output voltage swing. The load impedance is further optimized with a resistive feedback to the input active device which not only results in broadband operation but also helps in avoiding large and lossy broadband output matching network, resulting in a significant area reduction. Further, small interstage peaking inductors are employed to peak the parasitics capacitances that limit the broadband operation. The proposed amplifier works directly into a $$50\Omega $$ load and shows a measured peak saturated output power from 13 to 8.5 dBm and a $$P_{1dB}$$ of 7–4 dBm from 0.3 to 10 GHz. The drain and peak power added efficiency are 6.5 and 4.3 % under 4 V supply with DC power consumption of 160 mW. The measured small signal gain is around 9 dB with a gain ripple of ±1.5 dB till 7 GHz and 5.4 dB at 10 GHz, yielding a fractional bandwidth of 188 %. The measured load-pull −1 dB, −2 dB output power contours verify the optimum impedance around $$50\,\Omega $$ . The active chip area is only 0.44 mm2.
Starting Page	327
Ending Page	335
Page Count	9
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	89
Issue Number	2
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2016-08-09
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Broadband CMOS Stacked Inductive peaking Feedback Circuits and Systems Electrical Engineering Signal,Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fully integrated Doherty power amplifier in CMOS 65 nm with constant PAE in Backoff

A 3.3 V 72.2 Mbit/s 802.11n WLAN transformer-based power amplifier in 65 nm CMOS

Design challenges of a 65 nm CMOS stacked folded differential PA structure for mobile communications

The tapered matrix amplifier: a low-power high-gain broadband amplifier

A linear 60 GHz 65 nm-CMOS power amplifier realization and characterization for OFDM signal

A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS

A 0.3-V power supply 2.4-GHz-band Class-C VCO IC with amplitude feedback loop in 65-nm CMOS

Mixed Cartesian feedback for Zero-IF WCDMA transmitter

A 65 nm CMOS resistive feedback noise canceling LNA with tunable bandpass from 4.6 to 5.8 GHz

A compact broadband stacked medium power amplifier in standard 65 nm CMOS technology

Similar Documents

Fully integrated Doherty power amplifier in CMOS 65 nm with constant PAE in Backoff

A 3.3 V 72.2 Mbit/s 802.11n WLAN transformer-based power amplifier in 65 nm CMOS

Design challenges of a 65 nm CMOS stacked folded differential PA structure for mobile communications

The tapered matrix amplifier: a low-power high-gain broadband amplifier

A linear 60 GHz 65 nm-CMOS power amplifier realization and characterization for OFDM signal

A broad-band V-band power amplifier using a reduced access-resistance transistor layout in 65-nm CMOS

A 0.3-V power supply 2.4-GHz-band Class-C VCO IC with amplitude feedback loop in 65-nm CMOS

Mixed Cartesian feedback for Zero-IF WCDMA transmitter

A 65 nm CMOS resistive feedback noise canceling LNA with tunable bandpass from 4.6 to 5.8 GHz

A compact broadband stacked medium power amplifier in standard 65 nm CMOS technology