NDLI: 1.45 GHz differential dual band ring based digitally-controlled oscillator with a reconfigurable delay element in 0.18 μm CMOS process

Content Provider	Springer Nature Link
Author	Pahlavan, S. Ghaznavi Ghoushchi, M. B.
Copyright Year	2016
Abstract	This paper presents a dual band Digitally-Controlled-Oscillator (DCO) based on Ring-Oscillators (RO) topology with differential input/output at 1.45 GHz is proposed. The circuit has two frequency band which switches by a digital mode bit. Switching between two bands of DCO, will change delay path and power consumption during the run time. A new Source-Coupled-Logic (SCL) based reconfigurable delay element with Schmitt-Trigger (ST) characteristic is used in each stage and 6 bits digital code control their current tails. Power consumption profile with frequency in each band has a steady regime. The proposed designs are fully differential, which is appropriate for low jitter high performance applications. The proposed DCO is simulated by spice with CMOS standard 0.18 µm @ 1.8 v supply. The frequency, power consumption and jitter in lower band are 455.2 MHz to 505.1 MHz, 1.98 mW (at 455 MHz), 6.04 ps (at 505.1 MHz) and for upper band are from 1.39 MHz to 1.45 MHz, 9.7 mW (at 1.39 GHz) and 3.48 ps (at 1.45 MHz), sequentially. In this paper also circuit analysis of proposed DCO, delay calculation and comparison and analytical equation for frequency bands are obtained. Also, Monte Carlo and PVT test shows acceptable frequency tolerance.
Starting Page	461
Ending Page	467
Page Count	7
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	89
Issue Number	2
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2016-08-19
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Fully differential digital-control-oscillator (DCO) Schmitt-trigger (ST) delay element Dual band Source coupled logic (SCL) Low-power high-performance design Circuits and Systems Electrical Engineering Signal,Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 160-μW, ring digitally controlled oscillator for UHF/VHF nano-satellites broadcasting tuners in 90nm CMOS process

A 7-GHz multiloop ring oscillator in 0.18-μm CMOS technology

Two Efficient Dual-Band and Wide-Band Low-Power DCO Designs Using Current Starving Gates, DCV and Reconfigurable Schmitt Triggers in 180 nm

A 1.9 GHz ADPLL with 130 reference cycles settling time in 0.18 μm CMOS technology

10 Bit 2/5GHz Dual Band Digitally-Controlled LC-Oscillator

A 1 V 0.18 μm fully integrated integer-N frequency synthesizer for 2.4 GHz wireless sensor network applications

A fully integrated dual-band VCO by 0.18 μm CMOS technologies

10 bit 2/5GHz dual band digitally-controlled LC-oscillator in 0.18 um CMOS Process

Differential CMOS Schmitt trigger with tunable hysteresis

1.45 GHz differential dual band ring based digitally-controlled oscillator with a reconfigurable delay element in 0.18 μm CMOS process

Similar Documents

A 160-μW, ring digitally controlled oscillator for UHF/VHF nano-satellites broadcasting tuners in 90nm CMOS process

A 7-GHz multiloop ring oscillator in 0.18-μm CMOS technology

Two Efficient Dual-Band and Wide-Band Low-Power DCO Designs Using Current Starving Gates, DCV and Reconfigurable Schmitt Triggers in 180 nm

A 1.9 GHz ADPLL with 130 reference cycles settling time in 0.18 μm CMOS technology

10 Bit 2/5GHz Dual Band Digitally-Controlled LC-Oscillator

A 1 V 0.18 μm fully integrated integer-N frequency synthesizer for 2.4 GHz wireless sensor network applications

A fully integrated dual-band VCO by 0.18 μm CMOS technologies

10 bit 2/5GHz dual band digitally-controlled LC-oscillator in 0.18 um CMOS Process

Differential CMOS Schmitt trigger with tunable hysteresis

1.45 GHz differential dual band ring based digitally-controlled oscillator with a reconfigurable delay element in 0.18 μm CMOS process