WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Analog Integrated Circuits and Signal Processing
  2. Analog Integrated Circuits and Signal Processing : Volume 89
  3. Analog Integrated Circuits and Signal Processing : Volume 89, Issue 2, November 2016
  4. A novel redundant cyclic method to improve the SFDR of SAR ADC
Loading...

Please wait, while we are loading the content...

Analog Integrated Circuits and Signal Processing : Volume 92
Analog Integrated Circuits and Signal Processing : Volume 91
Analog Integrated Circuits and Signal Processing : Volume 90
Analog Integrated Circuits and Signal Processing : Volume 89
Analog Integrated Circuits and Signal Processing : Volume 89, Issue 3, December 2016
Analog Integrated Circuits and Signal Processing : Volume 89, Issue 2, November 2016
Special issue: selected papers from the 1st NORCAS conference (2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium on System-on-Chip (SoC))
A continuous-time delta-sigma ADC with integrated digital background calibration
Design and validation of a 10-bit current mode SAR ADC with 58.4 dB SFDR at 50 MS/s in 90 nm CMOS
High-efficiency peak-current-control non-inverting buck–boost converter using mode selection for single Ni–MH cell battery operation
Analysis and design of power and efficiency in third-order matching networks for switched-capacitor power-amplifiers
Analysis and design of class-O RF power amplifiers for wireless communication systems
A compact broadband stacked medium power amplifier in standard 65 nm CMOS technology
A wide band fractional-N digital PLL with a noise shaping 2-D time to digital converter for LTE-A applications
Ultra low-power, -area and -frequency CMOS thyristor based oscillator for autonomous microsystems
A 70.7-dB SNDR 100-kS/s 14-b SAR ADC with attenuation capacitance calibration in 0.35-µm CMOS
Practical analysis of clock jitter reduction techniques under power supply noise for continuous-time delta-sigma modulators
A 154-μW 80-dB SNDR analog-to-digital front-end for digital hearing aids
A 10.2 mW multi-mode continuous-time ΔΣ ADC with 70–87 dB DR and 0.7–10 MHz bandwidth for TD-SCDMA and LTE digital receivers
A SAR ADC with current steering DAC and voltage input
Low power, low noise, compact amperometric circuit for three-terminal glucose biosensor
A low-power thermal-based sensor system for low air flow detection
A 98.1 % CE, 100 mA MLC multi-reference output all digital LDO with fast settling and digital self calibration for DVFS and multi-VDD applications
A 90 % efficiency, 250 MHz on-chip adaptive switched capacitor based DC–DC converter
1.45 GHz differential dual band ring based digitally-controlled oscillator with a reconfigurable delay element in 0.18 μm CMOS process
Automatic tuning of digitally-controllable positive-feedback OTAs in continuous-time sigma–delta modulators
A novel redundant cyclic method to improve the SFDR of SAR ADC
Wideband ring oscillator with switched resistor array for low tuning sensitivity
Energy-efficient common-mode voltage switching scheme for SAR ADCs
Analog Integrated Circuits and Signal Processing : Volume 89, Issue 1, October 2016
Analog Integrated Circuits and Signal Processing : Volume 88
Analog Integrated Circuits and Signal Processing : Volume 87
Analog Integrated Circuits and Signal Processing : Volume 86
Analog Integrated Circuits and Signal Processing : Volume 85
Analog Integrated Circuits and Signal Processing : Volume 84
Analog Integrated Circuits and Signal Processing : Volume 83
Analog Integrated Circuits and Signal Processing : Volume 82
Analog Integrated Circuits and Signal Processing : Volume 81
Analog Integrated Circuits and Signal Processing : Volume 80
Analog Integrated Circuits and Signal Processing : Volume 79
Analog Integrated Circuits and Signal Processing : Volume 78
Analog Integrated Circuits and Signal Processing : Volume 77
Analog Integrated Circuits and Signal Processing : Volume 76
Analog Integrated Circuits and Signal Processing : Volume 75
Analog Integrated Circuits and Signal Processing : Volume 74
Analog Integrated Circuits and Signal Processing : Volume 73
Analog Integrated Circuits and Signal Processing : Volume 72
Analog Integrated Circuits and Signal Processing : Volume 71
Analog Integrated Circuits and Signal Processing : Volume 70
Analog Integrated Circuits and Signal Processing : Volume 69
Analog Integrated Circuits and Signal Processing : Volume 68
Analog Integrated Circuits and Signal Processing : Volume 67
Analog Integrated Circuits and Signal Processing : Volume 66
Analog Integrated Circuits and Signal Processing : Volume 65
Analog Integrated Circuits and Signal Processing : Volume 64
Analog Integrated Circuits and Signal Processing : Volume 63
Analog Integrated Circuits and Signal Processing : Volume 62
Analog Integrated Circuits and Signal Processing : Volume 61
Analog Integrated Circuits and Signal Processing : Volume 60
Analog Integrated Circuits and Signal Processing : Volume 59
Analog Integrated Circuits and Signal Processing : Volume 58
Analog Integrated Circuits and Signal Processing : Volume 57
Analog Integrated Circuits and Signal Processing : Volume 56
Analog Integrated Circuits and Signal Processing : Volume 55
Analog Integrated Circuits and Signal Processing : Volume 54
Analog Integrated Circuits and Signal Processing : Volume 53
Analog Integrated Circuits and Signal Processing : Volume 52
Analog Integrated Circuits and Signal Processing : Volume 51
Analog Integrated Circuits and Signal Processing : Volume 50
Analog Integrated Circuits and Signal Processing : Volume 49
Analog Integrated Circuits and Signal Processing : Volume 48
Analog Integrated Circuits and Signal Processing : Volume 47
Analog Integrated Circuits and Signal Processing : Volume 46
Analog Integrated Circuits and Signal Processing : Volume 45
Analog Integrated Circuits and Signal Processing : Volume 44
Analog Integrated Circuits and Signal Processing : Volume 43
Analog Integrated Circuits and Signal Processing : Volume 42
Analog Integrated Circuits and Signal Processing : Volume 41
Analog Integrated Circuits and Signal Processing : Volume 40
Analog Integrated Circuits and Signal Processing : Volume 39
Analog Integrated Circuits and Signal Processing : Volume 38
Analog Integrated Circuits and Signal Processing : Volume 37
Analog Integrated Circuits and Signal Processing : Volume 36
Analog Integrated Circuits and Signal Processing : Volume 35
Analog Integrated Circuits and Signal Processing : Volume 34
Analog Integrated Circuits and Signal Processing : Volume 33
Analog Integrated Circuits and Signal Processing : Volume 32
Analog Integrated Circuits and Signal Processing : Volume 31
Analog Integrated Circuits and Signal Processing : Volume 30
Analog Integrated Circuits and Signal Processing : Volume 29
Analog Integrated Circuits and Signal Processing : Volume 28
Analog Integrated Circuits and Signal Processing : Volume 27
Analog Integrated Circuits and Signal Processing : Volume 26
Analog Integrated Circuits and Signal Processing : Volume 25
Analog Integrated Circuits and Signal Processing : Volume 24
Analog Integrated Circuits and Signal Processing : Volume 23
Analog Integrated Circuits and Signal Processing : Volume 22
Analog Integrated Circuits and Signal Processing : Volume 21
Analog Integrated Circuits and Signal Processing : Volume 20
Analog Integrated Circuits and Signal Processing : Volume 19
Analog Integrated Circuits and Signal Processing : Volume 18
Analog Integrated Circuits and Signal Processing : Volume 17
Analog Integrated Circuits and Signal Processing : Volume 16
Analog Integrated Circuits and Signal Processing : Volume 15
Analog Integrated Circuits and Signal Processing : Volume 14
Analog Integrated Circuits and Signal Processing : Volume 13
Analog Integrated Circuits and Signal Processing : Volume 12

Similar Documents

...
A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR

Article

...
Calibration technique for SAR analog-to-digital converters

Article

...
Configurable array of low-complex SAR ADCs

Article

...
A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC

Article

...
A monotonic SAR ADC with system-level error correction

Article

...
A SAR ADC with current steering DAC and voltage input

Article

...
A 13-bit noise shaping SAR–ADC with dual-polarity digital calibration

Article

...
A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS

Article

...
A 12-bit 100 MS/s pipelined SAR ADC with addition-only digital error correction

Article

A novel redundant cyclic method to improve the SFDR of SAR ADC

Content Provider Springer Nature Link
Author Fan, Hua
Copyright Year 2016
Abstract A novel redundant cyclic switching method is proposed for successive approximation register (SAR) analog-to-digital converter (ADC), the proposed redundant cyclic technique can reduce the harmonic distortion caused by capacitor mismatch without trimming or complicated digital calibration. The application of this switching method to 14-bit SAR ADC is demonstrated by 1000 Monte-Carlo runs, results show that with standard deviations $$\sigma _{u}$$ of 0.2 %( $$\sigma _{0}/C_{0}$$ =0.002), the proposed redundant cyclic switching scheme improves the average value of SNDR from 73.63 dB (11.93 ENOB) to 80.84 dB (13.13 ENOB) and the average value of SFDR is almost 20 dB better compared with the conventional switching method.
Starting Page 485
Ending Page 492
Page Count 8
File Format PDF
ISSN 09251030
Journal Analog Integrated Circuits and Signal Processing
Volume Number 89
Issue Number 2
e-ISSN 15731979
Language English
Publisher Springer US
Publisher Date 2016-08-27
Publisher Place New York
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword Analog-to-digital converter (ADC) Calibration Successive approximation register (SAR) Circuits and Systems Electrical Engineering Signal,Image and Speech Processing
Content Type Text
Resource Type Article
Subject Surfaces, Coatings and Films Signal Processing Hardware and Architecture
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...