Loading...
Please wait, while we are loading the content...
Similar Documents
Optimization of VLSI Architecture for High Performance PLL
| Content Provider | Semantic Scholar |
|---|---|
| Author | Baluprithviraj, K. N. |
| Copyright Year | 2017 |
| Abstract | Phase Locked Loop (PLL) plays a vital role in many modern electronics as well as communication system. Phased lock loop is a control system that generates an output signal whose phase of an input as reference signal. This compares the phase of the input signal with the phase of output oscillator which fine-tunes the frequency of its oscillator to maintain the phase matches. The most versatile application of the phase locked loops (PLL) is for clock generation and clock recovery in microprocessor, networking, communication systems, and frequency synthesizers. Modern wireless communication systems utilize Phase Locked Loop (PLL) primarily for synchronization, clock synthesis, skew and jitter reduction. Phase locked loop finds wide application in several modern applications mostly in advance communication and instrumentation systems. PLL itself is a mixed signal circuit which has design challenge at high frequencies. The phase locked loop is designed using VLSI technology, which in turn offers high speed performance at low power. In this paper, the faster locking of the PLL is mainly concentrated by properly choosing the circuit architecture and parameters. The optimization of the VCO circuit is carried out to get a better frequency precision. The work characterizes the layout design of Phased Lock Loop PLL with multiple outputs. Effort has been made to design and implement using low power sub threshold D flip flop. The design implemented in analog design tool from Microwind 3.1 where each sub block is designed at its low power design. |
| Starting Page | 642 |
| Ending Page | 648 |
| Page Count | 7 |
| File Format | PDF HTM / HTML |
| DOI | 10.22214/ijraset.2017.11101 |
| Alternate Webpage(s) | http://ijraset.com/fileserve.php?FID=11081 |
| Alternate Webpage(s) | https://doi.org/10.22214/ijraset.2017.11101 |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
