Loading...
Please wait, while we are loading the content...
Similar Documents
Designing a Novel Power Efficient D- Flip-Flop using Forced Stack Technique
| Content Provider | Semantic Scholar |
|---|---|
| Author | Sharma, Karna Sethi, Manan Dobriyal, P. Sharma, Geetanjali |
| Copyright Year | 2013 |
| Abstract | In Integrated circuits a gargantuan portion of on chip power is expended by clocking systems, which comprises of timing elements such as flip-flops, latches and clock distribution network. These elements absorb approximately 30% to 60% of the total power dissipation in the system. In order to design high performance and power efficient circuits a scrupulous approach should be adopted to reduce the power consumed by flip-flops and latches. In this paper various power efficient flipflops with low power clock distribution network are examined. Among these flips-flops low Power Clocked Pass Transistor Flip-Flop (LCPTFF) consumes least power than Clocked Pair Shared Flip-Flop (CPSFF), Conditional Data Mapping Flip-Flop and Conditional Discharge Flip-Flop (CDFF). We propose a novel Low Power Forced Stack Clocked Pass Transistor Flip-Flop (LP-FSCPTFF) which reduces the power consumption by approximately 30.1% to 83.93% at 500MHz and 25.5% to 90.1% at 750MHz as compared to original LCPTFF. The simulation is carried out on Tanner EDA v13.0 at 90nm on different voltages at 500MHz and 750MHz. The temperature variation of different flip-flops is also shown at 5 °C, 2 5 °C and 50 °C. General Terms Power Consumption, Temperature |
| Starting Page | 25 |
| Ending Page | 30 |
| Page Count | 6 |
| File Format | PDF HTM / HTML |
| DOI | 10.5120/11608-6984 |
| Volume Number | 68 |
| Alternate Webpage(s) | https://www.ijcaonline.org/archives/volume68/number9/11608-6984?format=pdf |
| Alternate Webpage(s) | https://doi.org/10.5120/11608-6984 |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
