NDLI: Design and Implementation of a 32-bit RISC Microprocessor

Please wait, while we are loading the content...

Design and Implementation of a 32-bit RISC Microprocessor

Content Provider	Semantic Scholar
Author	Allam, Osman
Copyright Year	2006
Abstract	History has marked a large number of man endeavours towards building machines that are capable of performing arithmetic operations more efficiently than he can do himself. These started with very primitive instruments but evolved over the course of time due to the accumulative knowledge of man kind. In the recent decades, many computer architectures exhibiting various design methodologies and computation models have been developed. One of the most widely accepted of which is von-Neumann architecture. The brilliant mathematician, John Louis von-Neumann (1903 1957) proposed in 1945 a model for a general purpose computer that provides programmability and re-programmability thanks to a memory structure that stores programs and data. This thesis introduces Micro6, A microprocessor that adopts vonNeumann architecture and is implemented on FPGA. In addition to that, the thesis presents a software development environment for Micro6. Micro6 exhibits the characteristics of a RISC (Reduced Instruction Set Computer). It has a small set of instructions and a limited number of addressing modes. Micro6 control unit follows the conventional model as opposed to the microprogrammed one. Micro6 can perform arbitrary computations on integer data but however, the size of the program is constrained by the size of the memory. An I/O Unit is attached to Micro6 which facilitates basic I/O as well as DMA (Direct Memory Access) transactions. Writing programs in high-level language like C is not supported by Micro6. However, this thesis introduces an assembler, known as VAS, that supports the assembly language of Micro6. The assembler output files can be used for both simulation and implementation purposes. VAS can be used to write programs that exploit almost all the microprocessor hardware resources. This is very important in the development stage.
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://www.dte.us.es/docencia/master/micr/dapa/Lab4_micro6_v2.pdf
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in