NDLI: Simplified space vector modulation technique for seven-level cascaded H-bridge inverter

Content Provider	IET Digital Library
Author	Ahmed, Irfan Borghate, Vijay B.
Abstract	A simplified space vector modulation (SVM) technique is proposed for the seven-level cascaded H-bridge (CHB) inverter. It is based on decomposing the seven-level space vector hexagon into a number of two-level space vector hexagons. The presented technique significantly reduces the calculation time and efforts involved in the SVM of a seven-level inverter; without any loss in the output voltage magnitude or increase in the total harmonic distortion content. A further simplified technique is also presented in this study, which significantly reduces the complexity and effort involved in the seven-level SVM. Simulation results for the seven-level CHB inverter using the proposed techniques are presented. The results are compared with results using sinusoidal pulse-width modulation (PWM) and third harmonic injection PWM to prove the validity of the proposed techniques. The proposed technique is perfectly general and can be applied to all types of multilevel inverters and extended to higher level inverters.
Starting Page	604
Ending Page	613
Page Count	10
ISSN	17554535
Volume Number	7
e-ISSN	17554543
Issue Number	Issue 3, Mar (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/7/3
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2013.0135
Journal	IET Power Electronics
Publisher Date	2013-09-25
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Harmonic Distortion Harmonic Distortion Content Multilevel Inverter Power Converter Power Electronics Power Supplies to Apparatus Power Supply PWM Invertors Seven-level Cascaded H-bridge Inverter Seven-level CHB Inverter Seven-level Space Vector Hexagon Simplified Space Vector Modulation Technique Simplifled SVM Technique Sinusoidal Pulse-width Modulation Sinusoidal PWM Supervisory Circuit Third Harmonic Injection PWM Two-level Space Vector Hexagons
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit

Random nearest level modulation strategy of multilevel cascaded H-bridge inverters

Evaluating the capacity of power and energy balance for cascaded H-bridge multilevel inverter using different PWM techniques

Fast space vector modulation algorithm for multilevel inverters and its extension for operation of the cascaded H-bridge inverter with non-constant DC sources

Selective harmonic elimination strategy for cascaded H-bridge five-level inverter with arbitrary power sharing among the cells

Structure of boost DC-link cascaded multilevel inverter for uninterrupted power supply applications

Theoretical harmonic analysis of cascaded H-bridge inverter under hybrid pulse width multilevel modulation

New dual H-bridge converter for continuous space vector modulation

Simplified space vector modulation technique for seven-level cascaded H-bridge inverter

Similar Documents

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit

Random nearest level modulation strategy of multilevel cascaded H-bridge inverters

Evaluating the capacity of power and energy balance for cascaded H-bridge multilevel inverter using different PWM techniques

Fast space vector modulation algorithm for multilevel inverters and its extension for operation of the cascaded H-bridge inverter with non-constant DC sources

Selective harmonic elimination strategy for cascaded H-bridge five-level inverter with arbitrary power sharing among the cells

Structure of boost DC-link cascaded multilevel inverter for uninterrupted power supply applications

Theoretical harmonic analysis of cascaded H-bridge inverter under hybrid pulse width multilevel modulation

New dual H-bridge converter for continuous space vector modulation

Simplified space vector modulation technique for seven-level cascaded H-bridge inverter