NDLI: Improved three-phase, five-level pulse-width modulation switched voltage source inverter

Content Provider	IET Digital Library
Author	Odeh, Charles I.
Abstract	This study presents an improved three-phase, five-level pulse-width modulation (PWM) switched voltage source inverter. The single-carrier, multilevel PWM scheme is employed to generate the gating signals for the power switches. Operational principles with switching functions are given. By controlling the amplitude modulation index, three- and five-level output phase voltage waveforms can be achieved. For modulation indices of 0.45, and 0.9, the proposed inverter topology was subjected to an R–L load and the respective number of output voltage level were synthesised. For a step change in the modulation index, the response of the proposed multilevel inverter circuit topology is demonstrated. Fast Fourier transform analyses of the output line voltage waveforms, at the indicated depth of modulation, were carried out and the corresponding total harmonic distortion values were obtained. Comparison of the proposed inverter configuration and the classical 3-ϕ topologies is given based on the power circuit component count. Moreover, analysis of the conduction power losses in the power semiconductor switches of the proposed inverter topology is given. To verify the performance of the proposed inverter architecture, simulations and experiments are carried out on a 3.46 kW rated prototype of the proposed inverter for an R–L load; and adequate results are presented.
Starting Page	524
Ending Page	535
Page Count	12
ISSN	17554535
Volume Number	8
e-ISSN	17554543
Issue Number	Issue 4, Apr (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/8/4
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2014.0133
Journal	IET Power Electronics
Publisher Date	2015-01-19
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplitude Modulation Index Control Conduction Power Loss Fast Fourier Transform Analysis Five Level Pulse-width Modulation Switched Voltage Source Inverter Fourier Transforms Gating Signal Harmonic Distortion Integral Transforms Loss Multilevel Inverter Circuit Topology Operational Principles Output Line Voltage Waveform Output Phase Voltage Waveform Power 3.46 KW Power Circuit Component Count Power Semiconductor Device Power Semiconductor Switches Pulse Amplitude Modulation PWM Invertors R-L Load Single-carrier Multilevel PWM Scheme Switching Frequency Three-phase Pulse-width Modulation Switched Voltage Source Inverter Improvement Total Harmonic Distortion Value
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cascaded three-phase pulse-width modulated switched voltage source inverter

Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit

Novel three-phase asymmetrical cascaded multilevel voltage source inverter

Single-phase multilevel inverter based on switched-capacitor structure

Simplified circuit and modulation scheme for five-phase three-level voltage source inverter

Single-phase 9-level hybridised cascaded multilevel inverter

Implementation of two-output three-level series-resonant inverter for induction melting application

Single DC source three-phase multilevel inverter using reduced number of switches

Performance Investigations of Multilevel Inverters Based on Optimal PWM Techniques for Minimization of Total Harmonic Distortion

Improved three-phase, five-level pulse-width modulation switched voltage source inverter

Similar Documents

Cascaded three-phase pulse-width modulated switched voltage source inverter

Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit

Novel three-phase asymmetrical cascaded multilevel voltage source inverter

Single-phase multilevel inverter based on switched-capacitor structure

Simplified circuit and modulation scheme for five-phase three-level voltage source inverter

Single-phase 9-level hybridised cascaded multilevel inverter

Implementation of two-output three-level series-resonant inverter for induction melting application

Single DC source three-phase multilevel inverter using reduced number of switches

Performance Investigations of Multilevel Inverters Based on Optimal PWM Techniques for Minimization of Total Harmonic Distortion

Improved three-phase, five-level pulse-width modulation switched voltage source inverter