NDLI: Design and evaluation of fine-grain-mode transition method based on dynamic memory access analysing for variable stages pipeline processor

Please wait, while we are loading the content...

Power bumps and through-silicon-vias placement with optimised power mesh structure for power delivery network in three-dimensional-integrated circuits

Static test compaction for mixed broadside and skewed-load transition fault test sets

Three-factor control protocol based on elliptic curve cryptosystem for universal serial bus mass storage devices

IET Control Theory & Applications

IET Cyber-Physical Systems: Theory & Applications

IET Cyber-Systems and Robotics

IET Electric Power Applications

IET Electrical Systems in Transportation

IET Energy Systems Integration

IET Generation, Transmission & Distribution

IET Image Processing

IET Information Security

IET Intelligent Transport Systems

IET Microwaves, Antennas & Propagation

IET Nanobiotechnology

IET Nanodielectrics

IET Networks

IET Optoelectronics

IET Power Electronics

IET Quantum Communication

IET Radar, Sonar & Navigation

IET Renewable Power Generation

IET Science, Measurement & Technology

IET Signal Processing

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

Design and evaluation of fine-grain-mode transition method based on dynamic memory access analysing for variable stages pipeline processor

Content Provider	IET Digital Library
Author	Sasaki, Takahiro Nakabayashi, Tomoyuki Nomura, Kazumasa Ohno, Kazuhiko Kondo, Toshio
Abstract	This study proposes a fine-grain-mode transition method for variable stages pipeline (VSP) processor. The method is based on dynamic memory access analysing and it reduces energy consumption. A VSP processor varies the pipeline depth dynamically according to workload. When the workload is heavy, the processor shifts into a high-speed mode that drives a deep pipeline at a high clock frequency. When the workload is light, the processor shifts into a low-energy mode that unifies pipeline stages to make the pipeline shallower and drives it at a low clock frequency. The conventional mode transition method cannot follow sharp workload changes because it takes a long time to predict workload. The fine-grain pipeline depth control, this study proposes, is based on a high-speed workload prediction mechanism using memory access frequency, and it uses a novel method to conceal the overhead because of changing the pipeline depth. Simulation results show that the authors approach can reduce the energy-delay product 10% below what it would be with the conventional approach.
Starting Page	41
Ending Page	47
Page Count	7
ISSN	17518601
Volume Number	7
e-ISSN	1751861X
Issue Number	Issue 1, Jan (2013)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/7/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2012.0067
Journal	IET Computers & Digital Techniques
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Clock Frequency Dynamic Memory Access Analysis Energy Consumption Energy-delay Product File Organisation Fine-grain-mode Transition Method High-speed Mode Low-energy Mode Memory Access Frequency Multiprocessing System Performance Evaluation And Testing Pipeline Depth Pipeline Processing Power Aware Computing Storage Management Variable Stage Pipeline Processor VSP Processor Workload Change Workload Prediction Mechanism
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic voltage frequency scaling-aware refresh management for 3D DRAM over processor architecture

High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style

Program Phase-Aware Dynamic Voltage Scaling Under Variable Computational Workload and Memory Stall Environment

Survey on memory management techniques in heterogeneous computing systems

A New Method to Enhance Performance of Digital Frequency Measurement and Minimize the Clock Skew

Analytical Energy Model Parametrized by Workload, Clock Frequency and Number of Active Cores for Share-Memory High-Performance Computing Applications

Application-oriented cache memory configuration for energy efficiency in multi-cores

Power-aware speed scaling in multiprocessor systems

Autonomous high-speed serial link power management depending on required link performance for HMC

Design and evaluation of fine-grain-mode transition method based on dynamic memory access analysing for variable stages pipeline processor

Similar Documents

Dynamic voltage frequency scaling-aware refresh management for 3D DRAM over processor architecture

High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style

Program Phase-Aware Dynamic Voltage Scaling Under Variable Computational Workload and Memory Stall Environment

Survey on memory management techniques in heterogeneous computing systems

A New Method to Enhance Performance of Digital Frequency Measurement and Minimize the Clock Skew

Analytical Energy Model Parametrized by Workload, Clock Frequency and Number of Active Cores for Share-Memory High-Performance Computing Applications

Application-oriented cache memory configuration for energy efficiency in multi-cores

Power-aware speed scaling in multiprocessor systems

Autonomous high-speed serial link power management depending on required link performance for HMC

Design and evaluation of fine-grain-mode transition method based on dynamic memory access analysing for variable stages pipeline processor