NDLI: Field programmable gate array implementation of fuzzy variable step size adaptive linear element for adaptive frequency estimation

Content Provider	IET Digital Library
Author	Nanda, Sarita Dash, P. K.
Abstract	Accurate estimation of power signal frequency is an important requirement for many application areas that include system protection, energy quality monitoring and instrumentation. Though significant efforts have been made since long to develop potent algorithms for accurate estimation of power signal frequency, still their accuracy and convergence speed are a challenge under sudden frequency drift and variations. Therefore, this study focuses on a low complexity adaptive linear element filter using quadratic signal model, whose parameters are adjusted using a fast variable step size fuzzy logic-based learning algorithm to provide better convergence and noise rejection properties for the estimation of frequency from noisy and distorted signals. In addition, the new filter has also been implemented on a field programmable gate array hardware and Xilinx 14.2 with Sysgen software for the tracking of dynamic signal parameters in single and three phase power networks. Various numerical and experimental results are addressed for estimation of frequency of time varying sinusoids.
Starting Page	1083
Ending Page	1094
Page Count	12
ISSN	17519675
Volume Number	11
e-ISSN	17519683
Issue Number	Issue 9, Dec (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-spr/11/9
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-spr.2016.0574
Journal	IET Signal Processing
Publisher Date	2017-07-18
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adaptive Filter Adaptive Frequency Estimation Convergence Convergence Speed Digital Signal Processing Distorted Signal Dynamic Signal Parameter Energy Quality Monitoring Fast Variable Step Size Fuzzy Logic-based Learning Algorithm Field Programmable Gate Array Filtering Method in Signal Processing Formal Logic Frequency Drift Frequency Estimation Fuzzy Logic Fuzzy Variable Step Size Adaptive Linear Element Instrumentation Logic And Switching Circuit Logic Circuit Low Complexity Adaptive Linear Element Filter Noise Rejection Property Power Signal Frequency Quadratic Signal Model Statistics Sysgen Software System Protection Three Phase Power Network Time Varying Sinusoids Xilinx 14.2
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

FPGA-based real-time implementation for direction-of-arrival estimation

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

Very large scale integration architecture for block-matching motion estimation using adaptive rood pattern search algorithm

Pipelined median architecture

Design and FPGA implementation of lattice wave digital notch filter with minimal transient duration

Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array

Variable step-size oscillator-based adaptive notch filer algorithm using maximum correntropy criterion

Modified artificial bee colony optimisation based FIR filter design with experimental validation using field-programmable gate array

Field programmable gate array implementation of fuzzy variable step size adaptive linear element for adaptive frequency estimation

Similar Documents

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

FPGA-based real-time implementation for direction-of-arrival estimation

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

Very large scale integration architecture for block-matching motion estimation using adaptive rood pattern search algorithm

Pipelined median architecture

Design and FPGA implementation of lattice wave digital notch filter with minimal transient duration

Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array

Variable step-size oscillator-based adaptive notch filer algorithm using maximum correntropy criterion

Modified artificial bee colony optimisation based FIR filter design with experimental validation using field-programmable gate array

Field programmable gate array implementation of fuzzy variable step size adaptive linear element for adaptive frequency estimation