NDLI: CFE: a convenient, flexible, and efficient clocking scheme for quantum-dot cellular automata

Content Provider	IET Digital Library
Author	Deng, Feifei Xie, Guangjun Cheng, Xin Zhang, Zhang Zhang, Yongqiang
Abstract	Quantum-dot cellular automata (QCA) is a highly attractive alternative to CMOS for future digital circuit designs. The circuits in QCA have been extensively studied, which suffer from negative impacts due to the limits of the manual design process, even for a modest complexity. In the process of QCA circuit design, the problems caused by clock distribution and long transmission lines have to be considered. In order to solve such problems, some researchers have proposed several clock schemes and expected to realise electronic design automation. These clock schemes, however, have drawbacks; the most important one is the limitation of flexibility on designing complex circuits. In this regard, this study proposes a convenient, flexible, and efficient (CFE) clocking scheme by using diamond structures for clock zones, each of which has the same neighbouring clock zone and four information transmission directions. It has main advantages of existing clocking schemes and can commendably increase the flexibility in circuit design process. In order to show the suitability of the proposed CFE scheme using standard clock mechanism in QCA, several types of circuits proposed in this study reveal its advantages in comparison with an existing state-of-the-art clocking scheme.
Starting Page	88
Ending Page	92
Page Count	5
ISSN	1751858X
Volume Number	14
e-ISSN	17518598
Issue Number	Issue 1, Jan (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/14/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2019.0096
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-11-27
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Cellular Automata CFE Scheme Circuit Design Process Clock Distribution Clock Scheme Clocks CMOS Integrated Circuit Complex Circuit Convenient Clocking Scheme Digital Circuit Design, Modelling And Testing Digital Circuit Designs Electronic Design Automation Flexible Clocking Scheme Information Transmission Directions Logic And Switching Circuit Logic Circuit Logic Design Method Neighbouring Clock Zone QCA Circuit Design Quantum Dots Quantum-dot Cellular Automata Standard Clock Mechanism Transmission Line
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking

Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing

Two-Dimensional Schemes for Clocking/Timing of QCA Circuits

Dual-edge triggered JK flip-flop with comprehensive analysis in quantum-dot cellular automata

QCA circuit design of n-bit non-restoring binary array divider

Designing quantum-dot cellular automata circuits using a robust one layer crossover scheme

USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA

Design of non-restoring binary array divider in majority logic-based QCA

Design of normalised and simplified FAs in quantum-dot cellular automata

CFE: a convenient, flexible, and efficient clocking scheme for quantum-dot cellular automata

Similar Documents

Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking

Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing

Two-Dimensional Schemes for Clocking/Timing of QCA Circuits

Dual-edge triggered JK flip-flop with comprehensive analysis in quantum-dot cellular automata

QCA circuit design of n-bit non-restoring binary array divider

Designing quantum-dot cellular automata circuits using a robust one layer crossover scheme

USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA

Design of non-restoring binary array divider in majority logic-based QCA

Design of normalised and simplified FAs in quantum-dot cellular automata

CFE: a convenient, flexible, and efficient clocking scheme for quantum-dot cellular automata