NDLI: Multi-bit error control coding with limited correction for high-performance and energy-efficient network on chip

Content Provider	IET Digital Library
Author	Flayyih, Wameedh N. Samsudin, Khairulmizam Hashim, Shaiful J. Ismail, Yehea Rokhani, Fakhrul Zaman
Abstract	In the presence of deep submicron noise, providing reliable and energy-efficient network on-chip operation is becoming a challenging objective. In this study, the authors propose a hybrid automatic repeat request (HARQ)-based coding scheme that simultaneously reduces the crosstalk induced bus delay and provides multi-bit error protection while achieving high-energy savings. This is achieved by calculating two-dimensional parities and duplicating all the bits, which provide single error correction and six errors detection. The error correction reduces the performance degradation caused by retransmissions, which when combined with voltage swing reduction, due to its high error detection, high-energy savings are achieved. The results show that the proposed scheme reduces the energy consumption up to 51.7% as compared with other schemes while achieving the target link reliability level. Also, it shows improved network performance as compared with ARQ-based scheme and close to forward error correction-based schemes.
Starting Page	7
Ending Page	16
Page Count	10
ISSN	1751858X
Volume Number	14
e-ISSN	17518598
Issue Number	Issue 1, Jan (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/14/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5282
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-08-12
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	ARQ-based Scheme Automatic Repeat Request Challenging Objective Code Crosstalk Deep Submicron Noise Delay Duplicating Energy Consumption Energy-efficient Network Error Correction Error Correction Code Error Detection Forward Error Correction Forward Error Correction-based Scheme Hamming Code High Error Detection High-energy Savings Hybrid Automatic Repeat Request-based Multibit Error Control Coding Multibit Error Protection Network Performance Performance Degradation Protocol Radio Link And Equipment Reliability Single Error Correction Statistics Target Link Reliability Level Telecommunication Network Reliability Two-dimensional Parities
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A New Error Control Scheme for Hybrid ARQ Systems

An ARQ Scheme with Memory and Integrated Modulation

Effective capacity of multi-unicast flows using network coded-ARQ

Efficient hybrid ARQ protocols with adaptive forward error correction

Power efficient error correction coding for on-chip interconnection links

New MIMO ARQ protocols and joint detection via sphere decoding

Index Coded Automatic Repeat Request (ARQ)

An efficient symbol-level combining scheme for MIMO systems with hybrid ARQ

Spectrally efficient multiple-ARQ scheme for MIMO channel

Multi-bit error control coding with limited correction for high-performance and energy-efficient network on chip

Similar Documents

A New Error Control Scheme for Hybrid ARQ Systems

An ARQ Scheme with Memory and Integrated Modulation

Effective capacity of multi-unicast flows using network coded-ARQ

Efficient hybrid ARQ protocols with adaptive forward error correction

Power efficient error correction coding for on-chip interconnection links

New MIMO ARQ protocols and joint detection via sphere decoding

Index Coded Automatic Repeat Request (ARQ)

An efficient symbol-level combining scheme for MIMO systems with hybrid ARQ

Spectrally efficient multiple-ARQ scheme for MIMO channel

Multi-bit error control coding with limited correction for high-performance and energy-efficient network on chip