NDLI: Comparison and optimisation of three-level neutral point clamped dual output inverter

Content Provider	IET Digital Library
Author	Arunachalam, Kokila Vairakannu, Senthil Kumar Nallathambi, Gobi
Abstract	Multi-level inverter gives low total harmonic distortion when compared to the two-level inverter. A huge number of switches are required to enhance the performance of multi-level inverters. Conventional neutral point clamped (NPC) three-level inverter needs 12 switches to control a single three-phase load. In this research, dual input and output reduced switch count three-level inverter topology with a minimum number of switches is proposed to reduce the system cost, weight and driver circuits. The sinusoidal pulse width modulation (SPWM) control techniques are developed to control NPC dual inverters. The dual inverter with constant frequency and variable frequency mode are simulated by MATLAB Simulink software and the results are discussed in detail. The analysis plan with 15 different combinations of input parameters is developed as per the Box–Behnken method and the results are compared and discussed. Also, the results such as output voltage, V THD , I THD and efficiency are analysed by regression analysis and the derived regression equations can be used to predict the output parameters. The combination of input parameters and dual inverter topology, which give optimum output values are identified by composite desirability analysis. This dual inverter reduced switch count topology can be used for renewable energy applications to reduce the inverter cost and space.
Starting Page	48
Ending Page	59
Page Count	12
ISSN	1751858X
Volume Number	14
e-ISSN	17518598
Issue Number	Issue 1, Jan (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/14/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5434
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-10-01
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Control of Electric Power System Driver Circuit Dual Input Dual Inverter Topology Dual Output Inverter Harmonic Distortion Input Parameter Inverter Cost Multilevel Inverter NPC Dual Inverter Output Parameter Power Converter Power Electronics Power Supplies to Apparatus Power Supply PWM Invertors Sinusoidal Pulse Width Modulation Control Technique Supervisory Circuit Switch Count Three-level Inverter Topology Switching Converter Three-level Neutral Point Total Harmonic Distortion Two-level Inverter Voltage Control
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Single phase three-level neutral-point-clamped quasi-Z-source inverter

Optimal space vector pulse width modulation strategy of neutral point clamped three-level inverter for output current ripple reduction

Step-Up seven-level neutral-point-clamped inverter based topology for TL-PVS

Neutral-point clamped n-level multilevel converter without dead time and shoot-through problem

Seven-level inverter with switched capacitors

Effects of modulation techniques on leakage ground currents in a grid-tied transformerless HB-NPC inverter

Review and re-evaluation of modulation techniques for neutral-point-clamped inverters with high-order filters

Efficiency of three-level neutral-point clamped converters: analysis and experimental validation of power losses, thermal modelling and lifetime prediction

Neutral point potential balance algorithm for three-level NPC inverter based on SHEPWM

Comparison and optimisation of three-level neutral point clamped dual output inverter

Similar Documents

Single phase three-level neutral-point-clamped quasi-Z-source inverter

Optimal space vector pulse width modulation strategy of neutral point clamped three-level inverter for output current ripple reduction

Step-Up seven-level neutral-point-clamped inverter based topology for TL-PVS

Neutral-point clamped n-level multilevel converter without dead time and shoot-through problem

Seven-level inverter with switched capacitors

Effects of modulation techniques on leakage ground currents in a grid-tied transformerless HB-NPC inverter

Review and re-evaluation of modulation techniques for neutral-point-clamped inverters with high-order filters

Efficiency of three-level neutral-point clamped converters: analysis and experimental validation of power losses, thermal modelling and lifetime prediction

Neutral point potential balance algorithm for three-level NPC inverter based on SHEPWM

Comparison and optimisation of three-level neutral point clamped dual output inverter