NDLI: Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm

Content Provider	IET Digital Library
Author	Liu, Chih Wei Chien, Le Ren Chang
Abstract	Adaptive voltage positioning (AVP) scheme is widely adopted in the high-load voltage regulation modules (VRMs) because it helps VRMs reducing almost half the number of output capacitors for the same design without using AVP. The AVP scheme is claimed to be optimal if its voltage transient behaviour is linear by tuning the current sensing parameter (Ri ) to match the value of the output capacitor equivalent series resistor (ESR). In this study, a progressive waveform-shaping method is proposed to automatically achieve optimal AVP for the VRMs without manually setting the optimal Ri . Hence, as long as a proper ESR of the output capacitor is determined, VRM designers can use the least output capacitor numbers to obtain the optimal AVP waveform. The proposed method is especially appealing for the power integrated circuit application. The overall controller design was implemented by the Taiwan semiconductor manufacturing company (TSMC) 0.18 μm manufacturing process. In the real implementation, an AVP-based buck converter was devised to perform 5 μs linear transient in response to the 10 A/5 μs load current step at 1.2 V output voltage. Test of the circuit shows that the AVP performance is comparable to those state of the art.
Starting Page	2453
Ending Page	2460
Page Count	8
ISSN	17554535
Volume Number	9
e-ISSN	17554543
Issue Number	Issue 13, Oct (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/9/13
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2014.0936
Journal	IET Power Electronics
Publisher Date	2016-10-26
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	AVP Scheme AVP-based Buck Converter Controller Design Current 10 A Current Sensing Parameter Tuning ESR High-load Voltage Regulation Module Optimal Adaptive Voltage Positioning Scheme Optimal AVP Waveform Output Capacitor Output Capacitor Equivalent Series Resistor Power Converter Power Electronics Power Integrated Circuit Power Supply Progressive Waveform Shaping Algorithm Progressive Waveform-shaping Method Size 0.18 Mum Supervisory Circuit Time 5 Mus Transient Analysis TSMC Manufacturing Process Voltage 1.2 V Voltage Control Voltage Transient Behaviour VRMs
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fixed-frequency hysteretic buck converter with novel adaptive window control and transient response improvement

1V relaxation oscillator with integrated voltage and current reference

Ultralow-power fast-transient output-capacitor-less low-dropout regulator with advanced adaptive biasing circuit

Power-area-efficient transient-improved capacitor-free FVF-LDO with digital detecting technique

Modeling and Design for a Novel Adaptive Voltage Positioning (AVP) Scheme for Multiphase VRMs

1.2 V 10-bits 40 MS/s CMOS SAR ADC for low-power applications

Fast transient response DC–DC converter with start-up in-rush current control

Fixed-frequency adaptive on-time buck converter with ramp compensation

Improved transient response using high-frequency feedback control circuit of the constant current ripple constant on-time with native adaptive voltage positioning design for voltage regulators

Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm

Similar Documents

Fixed-frequency hysteretic buck converter with novel adaptive window control and transient response improvement

1V relaxation oscillator with integrated voltage and current reference

Ultralow-power fast-transient output-capacitor-less low-dropout regulator with advanced adaptive biasing circuit

Power-area-efficient transient-improved capacitor-free FVF-LDO with digital detecting technique

Modeling and Design for a Novel Adaptive Voltage Positioning (AVP) Scheme for Multiphase VRMs

1.2 V 10-bits 40 MS/s CMOS SAR ADC for low-power applications

Fast transient response DC–DC converter with start-up in-rush current control

Fixed-frequency adaptive on-time buck converter with ramp compensation

Improved transient response using high-frequency feedback control circuit of the constant current ripple constant on-time with native adaptive voltage positioning design for voltage regulators

Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm