NDLI: Scheme for periodical concurrent fault detection in parallel CRC circuits

Please wait, while we are loading the content...

Scheme for periodical concurrent fault detection in parallel CRC circuits

Content Provider	IET Digital Library
Author	Li, Jie Liu, Shanshan Reviriego, Pedro Xiao, Liyi Lombardi, Fabrizio
Abstract	As technology scales down, circuits are more prone to incur in faults and fault detection is necessary to ensure the system reliability. However, fault-detection circuits are also vulnerable to stuck-at faults due to, for example, manufacturing defects or ageing; a fault can cause an incorrect output in the fault-detection scheme; so concurrent fault detection is, therefore, needed. Cyclic redundancy checks (CRCs) are widely used to detect errors in many applications, for example, they are used in communication to detect errors on transmitted frames. In this study, an efficient method to implement concurrent fault detection for parallel CRC computation is proposed. The scheme relies on using a serial CRC computation circuit that is used to periodically check the results obtained from the main module to detect the faults. This introduces a lower circuit overhead than existing schemes. All CRC encoders and decoders that implement the CRC computation in parallel can employ the proposed scheme to detect faults.
Starting Page	80
Ending Page	85
Page Count	6
ISSN	17518601
Volume Number	14
e-ISSN	1751861X
Issue Number	Issue 2, Mar (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/14/2
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2018.5183
Journal	IET Computers & Digital Techniques
Publisher Date	2019-12-19
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Ageing Circuit Overhead Circuit Reliability Code Concurrent Fault Detection CRC Decoders CRC Encoders Cyclic Redundancy Check Codes Cyclic Redundancy Checks Error Detection Error Detection Code Fault Diagnosis Fault-detection Circuit Fault-detection Scheme Logic And Switching Circuit Logic Circuit Manufacturing Defects Parallel CRC Circuit Parallel CRC Computation Periodical Concurrent Fault Detection Redundancy Reliability Serial CRC Computation Circuit Stuck-at Fault System Reliability
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Programmable Parallel CRC Circuit

Parallel CRC architecture for broadband communication systems

Design and implementation of parallel CRC algorithm for fibre channel on FPGA

Logic synthesis of multilevel circuits with concurrent error detection

Convolutional-Code-Specific CRC Code Design

Concurrent Error Detection in Reed–Solomon Encoders and Decoders

Concurrent Error Detection of Binary and Nonbinary OLS Parallel Decoders

Efficient CRC concatenation scheme for polar codes

The CRC–NTMAC for Noisy Message Authentication

Scheme for periodical concurrent fault detection in parallel CRC circuits

Similar Documents

A Novel Programmable Parallel CRC Circuit

Parallel CRC architecture for broadband communication systems

Design and implementation of parallel CRC algorithm for fibre channel on FPGA

Logic synthesis of multilevel circuits with concurrent error detection

Convolutional-Code-Specific CRC Code Design

Concurrent Error Detection in Reed–Solomon Encoders and Decoders

Concurrent Error Detection of Binary and Nonbinary OLS Parallel Decoders

Efficient CRC concatenation scheme for polar codes

The CRC–NTMAC for Noisy Message Authentication

Scheme for periodical concurrent fault detection in parallel CRC circuits