Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IET Digital Library |
|---|---|
| Author | An, Junjie Hu, Shengdong |
| Abstract | A SiC trench MOSFET with a merged heterojunction diode is proposed and numerically analysed here. The merged heterojunction diode can effectively suppress the turn-on of the parasitic body diode in the proposed SiC trench MOSFET. In addition, a P + shield layer surrounding the gate oxide layer can dramatically alleviate the gate oxide corner from the concentration of the electric field and improve the static and dynamic performances of the proposed device. As a result, not only the breakdown voltage is increased by 24% but also the miller charge and the switching losses of the proposed structure are reduced by 43 and 48.6%, respectively, when compared with those of the conventional SiC trench MOSFET with a grounded P + shield layer. Moreover, the short-circuit capability and its failure mechanism are numerically studied for the proposed structure. Finally, a feasible fabrication procedure is provided to realise the fabrication of this new device. |
| Starting Page | 1981 |
| Ending Page | 1985 |
| Page Count | 5 |
| ISSN | 17554535 |
| Volume Number | 12 |
| e-ISSN | 17554543 |
| Issue Number | Issue 8, Jul (2019) |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/iet-pel/12/8 |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2019.0035 |
| Journal | IET Power Electronics |
| Publisher Date | 2019-04-02 |
| Access Restriction | Open |
| Rights Holder | © The Institution of Engineering and Technology |
| Subject Keyword | Breakdown Voltage Conventional Silicon Carbide Trench MOSFET Electric Field Concentration Fabrication Procedure Failure Analysis Failure Mechanism Gate Oxide Corner Gate Oxide Layer Grounded P+ Shield Layer Insulated Gate Field Effect Transistors Junction And Barrier Diode Low Switching Loss Merged Heterojunction Diode Miller Charge MOSFET Numerical Analysis Parasitic Body Diode Reliability Semiconductor Device Reliability Semiconductor Diode Semiconductor Heterojunction Short-circuit Capability SiC Silicon Compound Switching Loss Wide Band Gap SemiConductor |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|