NDLI: Multilevel inverter with improved basic unit structure for symmetric and asymmetric source configuration

Content Provider	IET Digital Library
Author	Hamidi, Muhammad Najwan Ishak, Dahaman Zainuri, Muhammad Ammirrul Atiqi Mohd Ooi, Chia Ai
Abstract	An improved multilevel inverter (MLI) topology using a new basic unit structure with a reduced number of components is proposed in this study. Its single compact module is made up of two basic units connected to the left and right sides of a packed H-bridge. The topology produces 9-Level output when operated symmetrically and 17-Level output when operated asymmetrically. Identical magnitude of DC sources is used for the symmetrical operation, while non-identical magnitudes in a trinary sequence are used for the asymmetrical operation. The low-frequency modulation scheme is applied for the switching control where the switching angles are pre-calculated. The mathematical formulations for the switching are also considered to reduce the total harmonic distortion (THD) at the output. The proposed topology is also found to be superior in terms of the required number of switches per output level and total blocking voltage compared to conventional and recently reported MLIs. With these merits, real-time installation of the proposed topology will potentially require lesser space and become cheaper. The feasibility of the proposed topology is validated for its 9-Level and 17-Level operations through experimental verification on output characteristics, THD, blocking voltage, power-sharing and efficiency.
Starting Page	1445
Ending Page	1455
Page Count	11
ISSN	17554535
Volume Number	13
e-ISSN	17554543
Issue Number	Issue 7, May (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/13/7
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2019.0916
Journal	IET Power Electronics
Publisher Date	2020-01-31
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Asymmetric Source Configuration Asymmetrical Operation DC Sources Frequency Modulation Harmonic Distortion Invertors Low-frequency Modulation Scheme MLI Topology Multilevel Inverter Topology Nonidentical Magnitudes Packed H-bridge Power Electronics Power Supply Real-time Installation Single Compact Module Supervisory Circuit Switching Control Switching Converter Symmetric Source Configuration Total Harmonic Distortion Trinary Sequence
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Single-phase hybrid multilevel inverter topology with low switching frequency modulation techniques for lower order harmonic elimination

Enhanced three-phase multilevel inverter configuration

Comprehensive review of a recently proposed multilevel inverter

Multilevel inverter topology using single source and double source module with reduced power electronic components

Reduced carrier PWM scheme with unified logical expressions for reduced switch count multilevel inverters

Multilevel inverter topology based on series connected switched sources

Comparative analysis of symmetric and asymmetric reduced switch MLI topologies using unipolar pulse width modulation strategies

Step-up switched-capacitor module for cascaded MLI topologies

Novel configuration for multilevel DC-link three-phase five-level inverter

Multilevel inverter with improved basic unit structure for symmetric and asymmetric source configuration

Similar Documents

Single-phase hybrid multilevel inverter topology with low switching frequency modulation techniques for lower order harmonic elimination

Enhanced three-phase multilevel inverter configuration

Comprehensive review of a recently proposed multilevel inverter

Multilevel inverter topology using single source and double source module with reduced power electronic components

Reduced carrier PWM scheme with unified logical expressions for reduced switch count multilevel inverters

Multilevel inverter topology based on series connected switched sources

Comparative analysis of symmetric and asymmetric reduced switch MLI topologies using unipolar pulse width modulation strategies

Step-up switched-capacitor module for cascaded MLI topologies

Novel configuration for multilevel DC-link three-phase five-level inverter

Multilevel inverter with improved basic unit structure for symmetric and asymmetric source configuration