NDLI: Frequency-domain behavioural noise analysis of analogue phase-locked loops

Content Provider	IET Digital Library
Author	Abtahi, Seyed Ahmad Jahanbakht, Sajad
Abstract	A frequency-domain approach for phase noise analysis of integer-N multiplier-type phase-locked loops (PLLs), based on the conversion matrix approach, is introduced that can take all non-linearities in the loop into account. It can also characterise all kinds of power spectral densities and correlation between variables and all aspects of phase noise-to-phase noise or amplitude noise-to-phase noise (AN–PN) conversions. The noise transfer between various sidebands is also taken into account. This is especially important for characterising the folding of the voltage-controlled oscillator's phase noise which results in the phase noise augmentation at small frequency offsets. Unlike the linear phase-domain models, the stochastic phase noise local maxima at large offset frequencies are also accurately characterised. Giving the phase/amplitude noise spectra of various PLL blocks, this approach computes the resulting output phase noise spectrum. The validity of the new approach is verified by comparing its results with those of a numerical time-domain stochastic simulation. The proposed method has far much faster runtimes, independent of the time constants in the system, compared to the corresponding time-domain methods that allow a convenient simulation-based design of PLLs especially at radio frequencies.
Starting Page	1909
Ending Page	1917
Page Count	9
ISSN	17518725
Volume Number	14
e-ISSN	17518733
Issue Number	Issue 14, Nov (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-map/14/14
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-map.2020.0672
Journal	IET Microwaves, Antennas & Propagation
Publisher Date	2020-09-15
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplitude Noise Spectra Amplitude Noise-to-phase Noise Conversion Analogue Circuit Design Analogue IC Analogue Phase-locked Loops Conversion Matrix Approach Demodulator Discriminators And Mixers Frequency Domain Analysis Frequency Offsets Frequency-domain Approach Frequency-domain Behavioural Noise Analysis Integer-N Multiplier-type Phase-locked Loops Linear Algebra Linear Phase-domain Model Mathematical Analysis Matrix Algebra Modelling Modulator Noise Transfer Numerical Analysis Numerical Time-domain Stochastic Simulation Oscillator Output Phase Noise Spectrum Phase Locked Loop Phase Noise Phase Noise Analysis Phase Noise Augmentation Phase Noise-to-phase Noise Conversion PLL Blocks Power Spectral Densities Statistics Stochastic Linearised SCUC Stochastic Phase Noise Local Maxima Testing Time Domain Analysis Time-domain Method Voltage-controlled Oscillator
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient transient noise analysis of non-periodic mixed analogue/digital circuits

Digital PLL-based frequency synthesis: effect of loop filter shape on required DCO frequency resolution

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

A Rigorous Analysis of a Phase-Locked Oscillator Under Injection

A 3.5 GHz Digital Fractional-N PLL Frequency Synthesizer Based on Ring Oscillator Frequency-to-Digital Conversion

Folding of Phase Noise Spectra in Charge-Pump Phase-Locked Loops Induced by Frequency Division

Time-domain Approach to the Performance Analysis of GPS Phase Locked Loop

All-digital PLL with ΔΣ DLL embedded TDC

Frequency locked loop architecture for phase noise reduction in wideband low-noise microwave oscillators

Frequency-domain behavioural noise analysis of analogue phase-locked loops

Similar Documents

Efficient transient noise analysis of non-periodic mixed analogue/digital circuits

Digital PLL-based frequency synthesis: effect of loop filter shape on required DCO frequency resolution

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

A Rigorous Analysis of a Phase-Locked Oscillator Under Injection

A 3.5 GHz Digital Fractional-N PLL Frequency Synthesizer Based on Ring Oscillator Frequency-to-Digital Conversion

Folding of Phase Noise Spectra in Charge-Pump Phase-Locked Loops Induced by Frequency Division

Time-domain Approach to the Performance Analysis of GPS Phase Locked Loop

All-digital PLL with ΔΣ DLL embedded TDC

Frequency locked loop architecture for phase noise reduction in wideband low-noise microwave oscillators

Frequency-domain behavioural noise analysis of analogue phase-locked loops