NDLI: Design, evaluation and application of approximate-truncated Booth multipliers

Content Provider	IET Digital Library
Author	Zhu, Yuying Liu, Weiqiang Yin, Peipei Cao, Tian Han, Jie Lombardi, Fabrizio
Abstract	Approximate computing provides a promising way to achieve low power design at the cost of acceptable error. As a core component in a processor, the performance of the multiplier is important. This study presents designs of approximate-truncated Booth multipliers (ATBMs) using proposed approximate modified radix-4 Booth encoders (AMBEs), approximate 4-2 compressors (ACs) and gradually truncated partial products. The accuracy of the ATBMs is adjustable with the so-called approximation factors that indicate the number of AMBEs and ACs used. The normalised mean error distance and the product of the power and delay are used to evaluate the error and the hardware performance of the multipliers. The results show that the proposed ATBMs outperform previous approximate Booth multipliers. Their validity is also shown with case studies of image processing, K-means clustering and handwritten digit recognition.
Starting Page	1305
Ending Page	1317
Page Count	13
ISSN	1751858X
Volume Number	14
e-ISSN	17518598
Issue Number	Issue 8, Nov (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/14/8
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2019.0398
Journal	IET Circuits, Devices & Systems
Publisher Date	2020-10-16
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Approximate 4-2 Compressors Approximate Computing Approximate Modified Radix-4 Booth Encoders Approximate-truncated Booth Multipliers Approximation Factors Approximation Theory ATBM Computer Vision And Image Processing Technique Digital Circuit Design, Modelling And Testing Electrical/electronic Equipment Encoding Energy Utilisation Gradually Truncated Partial Product Handwritten Character Recognition Handwritten Digit Recognition Hardware Performance Image Processing Image Recognition Interpolation And Function Approximation K-means Clustering Algorithm Logic And Switching Circuit Logic Circuit Logic Design Method Low Power Design Low Power Electronics Microprocessor Chips Microprocessors And Microcomputer Multiplying Circuit Normalised Mean Error Distance Numerical Analysis Numerical Approximation And Analysis Pattern Clustering Processor Core Component
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Imprecise 4-2 compressor design used in image processing applications

Low-power-delay-product radix-4 8*8 Booth multiplier in CMOS

Role of circuit representation in evolutionary design of energy-efficient approximate circuits

Power-efficient compensation circuit for fixed-width multipliers

Area-efficient parallel adder with faithful approximation for image and signal processing applications

Truncated ternary multipliers

Hybrid radix-4/-8 truncated multiplier for mobile GPU applications

Analysis and design of isolated flyback voltage-multiplier converter for low-voltage input and high-voltage output applications

An asynchronous mesh NoC based booth multiplication

Design, evaluation and application of approximate-truncated Booth multipliers

Similar Documents

Imprecise 4-2 compressor design used in image processing applications

Low-power-delay-product radix-4 8*8 Booth multiplier in CMOS

Role of circuit representation in evolutionary design of energy-efficient approximate circuits

Power-efficient compensation circuit for fixed-width multipliers

Area-efficient parallel adder with faithful approximation for image and signal processing applications

Truncated ternary multipliers

Hybrid radix-4/-8 truncated multiplier for mobile GPU applications

Analysis and design of isolated flyback voltage-multiplier converter for low-voltage input and high-voltage output applications

An asynchronous mesh NoC based booth multiplication

Design, evaluation and application of approximate-truncated Booth multipliers