NDLI: Low-phase noise Class-C VCO with dynamic body bias

Content Provider	IET Digital Library
Author	Jang, S. L. Wang, J. J.
Abstract	A 2.5 GHz Class-C voltage-controlled oscillator (VCO) with dynamic back-gate-biased MOSFET is proposed. A dynamic gate biasing circuit is used to reduce power consumption by switching N-type MOS from initial Class-AB to Class-C operation in steady state. Moreover, the VCO uses dynamic back-gate bias to reduce threshold voltage of switching MOSFET during the start-up oscillation. The Class-C differential VCO is implemented in TSMC 0.18 μm bipolar-complementary-metal-oxide-semiconductor (BiCMOS) process. The measured phase noise is −124.8 dBc/Hz at 1 MHz offset frequency from 2.48 GHz carrier while consuming 2.64 mW power from a 0.8 V supply. Tuning range of VCO is 0.72 GHz, from 2.48 to 3.3 GHz, whereas the control voltage was tuned from 0 to 2 V. The VCO occupies a chip area of 446 × 840 μm2 and provides a figure of merit of −197.55 dBc/Hz.
Starting Page	847
Ending Page	849
Page Count	3
ISSN	00135194
Volume Number	53
e-ISSN	1350911X
Issue Number	Issue 13, Jun (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/53/13
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.4477
Journal	Electronics Letters
Publisher Date	2017-05-22
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	BiCMOS Analogue Integrated Circuit Bipolar Integrated Circuit Bipolar MMIC Class-AB Operation Class-C Differential VCO Class-C Voltage-controlled Oscillator CMOS Integrated Circuit Dynamic Back-gate-biased MOSFET Dynamic Body Bias Field Effect MMIC Frequency 0.72 GHz Frequency 2.48 GHz to 3.3 GHz Frequency 2.5 GHz Low-phase Noise Class-C VCO Measured Phase Noise Microwave IC Mixed Technology Integrated Circuit MOSFET Circuit N-type MOS Switching Oscillator Size 0.18 Mum Threshold Voltage Reduction TSMC BiCMOS Process UHF Oscillator Voltage 0 V to 2 V Voltage-controlled Oscillator
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-power three-path inductor class-C VCO without any dynamic bias circuit

Complementary current reuse quadrature voltage-controlled oscillators

Analysis and design of a new low-phase noise and Gm-enhanced class-C quadrature VCO

Low phase-noise high output power 176-GHz voltage-controlled oscillator in a 130-nm BiCMOS technology

Enhancing performance of a InGaP/GaAs VCO by means of a switching architecture

Low-phase-noise wideband VCO with optimised sub-nH inductor

Linearly frequency-tunable and low-phase noise ring VCO using varactors with optimally-spaced bias voltages

Compact CMOS LiT VCO achieving 198.6 dBc/Hz FoMA

Balanced Colpitt oscillator MMICs designed for ultra-low phase noise

Low-phase noise Class-C VCO with dynamic body bias

Similar Documents

Low-power three-path inductor class-C VCO without any dynamic bias circuit

Complementary current reuse quadrature voltage-controlled oscillators

Analysis and design of a new low-phase noise and Gm-enhanced class-C quadrature VCO

Low phase-noise high output power 176-GHz voltage-controlled oscillator in a 130-nm BiCMOS technology

Enhancing performance of a InGaP/GaAs VCO by means of a switching architecture

Low-phase-noise wideband VCO with optimised sub-nH inductor

Linearly frequency-tunable and low-phase noise ring VCO using varactors with optimally-spaced bias voltages

Compact CMOS LiT VCO achieving 198.6 dBc/Hz FoMA

Balanced Colpitt oscillator MMICs designed for ultra-low phase noise

Low-phase noise Class-C VCO with dynamic body bias