NDLI: Dynamic Core Allocation for Energy-Efficient Thread-Level Speculation

Content Provider	IEEE Xplore Digital Library
Author	Li, Meirong Zhao, Yinliang Si, Yongqiang
Copyright Year	2014
Abstract	Thread-level speculation becomes promising for allowing multiple dependent threads to run on a multi-core processor simultaneously. It is often assumed that the parallel performance of a program is increased linearly as the number of processor cores increases. Due to ambiguous control and data dependences, the performance is either limited by frequent dependence violation, or achieved at the cost of energy consumption. Thus we present an approach to dynamically determine an appropriate number of cores for each region and make an energy-efficient speculation. It relies on the runtime performance profiles of speculative threads to reveal the effect of thread interference on the speculation. This effect is classified into positive and negative two classes due to their impact on performance. Both of them are then estimated by the order of speculation. Based on such estimation, we dynamically leverage the energy-efficiency of speculative threads at each invocation and choose the right core count for them to parallelize. We have evaluated our approach using SPEC CPU2000 benchmarks. It not only achieves comparable or better performance, but also largely reduces the energy consumption.
Starting Page	682
Ending Page	689
File Size	367620
Page Count	8
File Format	PDF
e-ISBN	9781479979813
DOI	10.1109/CSE.2014.145
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Radiation detectors Instruction sets Estimation Interference dynamic resource allocation energy efficiency performance estimation Dynamic scheduling thread-level speculation Resource management
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scalable Thread Scheduling in Asymmetric Multicores for Power Efficiency

Combine thread with memory scheduling for maximizing performance in multi-core systems

Energy efficient speculative threads: dynamic thread allocation in Same-ISA heterogeneous multicore systems

Apps-usage driven energy management for multicore mobile computing systems

Performance Modeling for Hardware Thread-Level Speculation

Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems

Controlled Contention: Balancing Contention and Reservation in Multicore Application Scheduling

Thread allocation directed by performance-power tradeoff in NoC-based CMPs

A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors

Dynamic Core Allocation for Energy-Efficient Thread-Level Speculation

Similar Documents

Scalable Thread Scheduling in Asymmetric Multicores for Power Efficiency

Combine thread with memory scheduling for maximizing performance in multi-core systems

Energy efficient speculative threads: dynamic thread allocation in Same-ISA heterogeneous multicore systems

Apps-usage driven energy management for multicore mobile computing systems

Performance Modeling for Hardware Thread-Level Speculation

Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems

Controlled Contention: Balancing Contention and Reservation in Multicore Application Scheduling

Thread allocation directed by performance-power tradeoff in NoC-based CMPs

A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors

Dynamic Core Allocation for Energy-Efficient Thread-Level Speculation