NDLI: A Novel Architecture for Inter-FPGA Traffic Collision Management

Content Provider	IEEE Xplore Digital Library
Author	Dorai, Atef Fresse, Virginie Bourennane, El-Bay Mtibaa, Abdellatif
Copyright Year	2014
Abstract	With the increasing complexity of various communications and applications, Network-On-Chip (NoC) is one of the most efficient communication structures. Multi-FPGA platforms are considered as the most appropriate experimental solutions to emulate a large size of MPSoCs (Multi-Processor System-on-Chip) based on a NoC. The deployment of the NoC into several FPGAs requires the use of inter-FPGA communication links. The number and performance of external links restrict the bandwidth of communication. Currently, the number of inter-FPGA signals is considered as a substantial problem in NoC implemented on Multi-FPGA architectures. In this paper, we propose the integration of the collision management architecture connected to the NoC. Two collision avoidance algorithms are proposed in the structure to balance the load injected between all routers connected with one external link. This architecture leads to high timing performances in multi-FPGA system communications. The results demonstrate the efficiency of the collision management structure connected to the NoC. The collision management algorithm is chosen according to the type of inter-FPGA communication requirements.
Starting Page	487
Ending Page	495
File Size	535769
Page Count	9
File Format	PDF
e-ISBN	9781479979813
DOI	10.1109/CSE.2014.116
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis NoC Traffic Collision Computer architecture Routing protocols Timing Registers Resource management Multi- FPGA Field programmable gate arrays Inter-FPGA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Architecture for Inter-FPGA Traffic Collision Management

A Novel Architecture for Inter-FPGA Traffic Collision Management

Pipelined NoC router architecture design with buffer configuration exploration on FPGA

Initialization method for MPSoC

NoC-Based FPGA: Architecture and Routing

An Efficient Router Architecture and Its FPGA Prototyping to Support Junction Based Routing in NoC Platforms

sFPGA — A scalable switch based FPGA architecture and design methodology

A Scalable Multi-FPGA Platform for Complex Networking Applications

DART: A programmable architecture for NoC simulation on FPGAs

A Novel Architecture for Inter-FPGA Traffic Collision Management

Similar Documents

A Novel Architecture for Inter-FPGA Traffic Collision Management

A Novel Architecture for Inter-FPGA Traffic Collision Management

Pipelined NoC router architecture design with buffer configuration exploration on FPGA

Initialization method for MPSoC

NoC-Based FPGA: Architecture and Routing

An Efficient Router Architecture and Its FPGA Prototyping to Support Junction Based Routing in NoC Platforms

sFPGA — A scalable switch based FPGA architecture and design methodology

A Scalable Multi-FPGA Platform for Complex Networking Applications

DART: A programmable architecture for NoC simulation on FPGAs

A Novel Architecture for Inter-FPGA Traffic Collision Management