NDLI: A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit

Content Provider	IEEE Xplore Digital Library
Author	Huang Xiaoping An Jianfeng
Copyright Year	2013
Description	Author affiliation: Sch. of Comput. Sci., Northwestern Polytech. Univ., Xi'an, China (Huang Xiaoping; An Jianfeng)
Abstract	To protect the Intellectual Property of Integrated Circuit, We present a novel architecture which exploits and analyze error information produced by an embedded timing-fault execution unit in the data path of a microprocessor. As the timing of the fault execution circuit doesn't meet microprocessor global timing requirement intentionally, the computation result appears randomly error and will depend on manufacturing process environment ultimately. Because of the variations of the manufacturing process, the error information will vary between different chips and will not be easily predicted. The timing-fault execution unit is a kind of PUF (Physical Unclonable Function) essentially, it utilizes setup time violations of D-type Flip-flop to identify and encrypt microprocessor. We verify the idea in Diligent Genesys Xilinx FPGA board by implanting one 32-bit timing-fault adder in a processor RTL model. It demonstrated that the error information produced by the timing fault unit is unique and has better random distribution, also the method can be easily integrated into the microprocessor design flow and Complex Challenge-Response pairs can be generated and captured by online high-level instruction streams. We argue the proposed architecture is a more practical and hopeful way to identify processor chips.
Starting Page	766
Ending Page	769
File Size	434212
Page Count	4
File Format	PDF
ISBN	9780769550961
DOI	10.1109/CSE.2013.117
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-03
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ring oscillators microprocessor Microprocessors Computer architecture Timing-fault Delays Circuit faults Field programmable gate arrays Physical Unclonable Function
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Area efficient configurable physical unclonable functions for FPGAs identification

A novel microprocessor-intrinsic Physical Unclonable Function

FPGA PUF Based on Programmable LUT Delays

A Novel Relative Frequency Based Ring Oscillator Physical Unclonable Function

Temperature, Voltage, and Aging Effects in Ring Oscillator Physical Unclonable Function

A Low-Cost FPGA-Based Test and Diagnosis Architecture for SRAMs

Analysis and Enhancement of Ring Oscillators Based Physical Unclonable Functions in FPGAs

Highly fault-tolerant FPGA processor by degrading strategy

Direct Measures of Path Delays on Commercial FPGA Chips

A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit

Similar Documents

Area efficient configurable physical unclonable functions for FPGAs identification

A novel microprocessor-intrinsic Physical Unclonable Function

FPGA PUF Based on Programmable LUT Delays

A Novel Relative Frequency Based Ring Oscillator Physical Unclonable Function

Temperature, Voltage, and Aging Effects in Ring Oscillator Physical Unclonable Function

A Low-Cost FPGA-Based Test and Diagnosis Architecture for SRAMs

Analysis and Enhancement of Ring Oscillators Based Physical Unclonable Functions in FPGAs

Highly fault-tolerant FPGA processor by degrading strategy

Direct Measures of Path Delays on Commercial FPGA Chips

A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit