NDLI: Evaluation of White-Box and Grey-Box Noekeon Implementations in FPGA

Content Provider	IEEE Xplore Digital Library
Author	Cherif, Z. Flament, F. Danger, J. Bhasin, S. Guilley, S. Chabanne, H.
Copyright Year	2010
Abstract	White-box implementations of cryptographic algorithms aim to denying the key readout even if the source code embedding the key is disclosed. They are based on sets of large tables perfectly known by the user but including unknown encoding functions. While former white-box implementations have been proposed in software, hardware white-box implementations are also possible. Their main drawback is the complexity of their architectures, which often requires large tables. In this paper we show that it is possible to implement white-box cryptography in an FPGA by taking advantages of LUTs. We also propose a grey-box approach, where intermediate random variables are unknown to the attacker. We show that such approach allows to reduce the complexity by using fewer tables. The resistance against side channel attacks has been evaluated for different implementations. Our results show the interest of the proposed methods for a better compromise complexity/security.
Starting Page	310
Ending Page	315
File Size	267410
Page Count	6
File Format	PDF
ISBN	9781424495238
DOI	10.1109/ReConFig.2010.36
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-13
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mutual Information Metric white-box cryptography Encoding Table lookup Complexity theory Noekeon TRNG SCA MIM grey-box cryptography FPGA implementations random number generator Side Channel Analysis Hardware Cryptography Field programmable gate arrays Mutual information
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Protecting the NOEKEON Cipher against SCARE Attacks in FPGAs by Using Dynamic Implementations

FPGA Design of an Open-Loop True Random Number Generator

Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAs

FPGA implementations of the ICEBERG block cipher

Design of a fast and efficient hardware implementation of a random number generator in FPGA

Run-Time Reconfiguration for Automatic Hardware/Software Partitioning

A look into SIMON from a side-channel perspective

An FPGA Implementation of the Resolve Time-Based True Random Number Generator With Quality Control

Protecting the noekeon cipher against scare attacks in fpgas by using dynamic implementations julien bringer 1, hervé chabanne 1,2, jean-luc danger 2.

Evaluation of White-Box and Grey-Box Noekeon Implementations in FPGA

Similar Documents

Protecting the NOEKEON Cipher against SCARE Attacks in FPGAs by Using Dynamic Implementations

FPGA Design of an Open-Loop True Random Number Generator

Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAs

FPGA implementations of the ICEBERG block cipher

Design of a fast and efficient hardware implementation of a random number generator in FPGA

Run-Time Reconfiguration for Automatic Hardware/Software Partitioning

A look into SIMON from a side-channel perspective

An FPGA Implementation of the Resolve Time-Based True Random Number Generator With Quality Control

Protecting the noekeon cipher against scare attacks in fpgas by using dynamic implementations julien bringer 1, hervé chabanne 1,2, jean-luc danger 2.

Evaluation of White-Box and Grey-Box Noekeon Implementations in FPGA