NDLI: System scheduling analysis for high definition multiview video encoder

Content Provider	IEEE Xplore Digital Library
Author	Pei-Kuei Tsung Li-Fu Ding Wei-Yin Chen Tzu-Der Chuang Shao-Yi Chien Liang-Gee Chen
Copyright Year	2010
Description	Author affiliation: DSP/IC Design Lab, Graduated Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan (Pei-Kuei Tsung; Li-Fu Ding; Wei-Yin Chen; Tzu-Der Chuang; Shao-Yi Chien; Liang-Gee Chen)
Abstract	In recent years, 3D related applications, including 3D movie and 3DTV, are getting more and more attentions. In order to make the real-time 3D applications feasible, efficient multview video coding (MVC) scheme is desired. However, the system throughput requirement on a high definition (HD) MVC encoder is at least two times higher than the current highest throughput H.264/AVC encoder design. In order to meet the target HD MVC specifications, the system scheduling analysis for the HD MVC encoder is performed in this paper. By the 8-stage MB pipeline system architecture with view-parallel MB-interleaved system scheduling and other in-core computation optimizations, the proposed HD MVC encoder design provides about 339% to 1536% higher system throughput than the previous HD H.264/AVC encoder chips[4][5][6] and therefore the real-time HD MVC encoding can be achieved.
Starting Page	87
Ending Page	90
File Size	275434
Page Count	4
File Format	PDF
ISBN	9781424486335
e-ISBN	9781424486328
DOI	10.1109/SOCDC.2010.5682965
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-22
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prefetching Pipelines Throughput Encoding Automatic voltage control High definition video Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Frame-parallel design strategy for high definition B-frame H.264/AVC encoder

A high throughput CABAC encoder for ultra high resolution video

A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications

Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding

A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applicaitons

System Architecture Design Methodology for H.264/AVC Encoder

Hardware Dedicated Integer-Pel Motion Estimator for High Definition H.264/AVC Video Encoder

A dynamic quality-scalable H.264 video encoder

High performance and low cost entropy encoder for H.264 AVC baseline entropy coding

System scheduling analysis for high definition multiview video encoder

Similar Documents

Frame-parallel design strategy for high definition B-frame H.264/AVC encoder

A high throughput CABAC encoder for ultra high resolution video

A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications

Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding

A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applicaitons

System Architecture Design Methodology for H.264/AVC Encoder

Hardware Dedicated Integer-Pel Motion Estimator for High Definition H.264/AVC Video Encoder

A dynamic quality-scalable H.264 video encoder

High performance and low cost entropy encoder for H.264 AVC baseline entropy coding

System scheduling analysis for high definition multiview video encoder