NDLI: An ASIP approach for motion estimation reusing resources for H.264 intra prediction

Content Provider	IEEE Xplore Digital Library
Author	Ingoo Heo Sanghyun Park Jinyong Lee Yunheung Paek
Copyright Year	2010
Description	Author affiliation: School of EECS, Seoul National University, Seoul, Korea (Ingoo Heo; Sanghyun Park; Jinyong Lee; Yunheung Paek)
Abstract	For high video quality and high compression rate, H.264, the latest standard of video compression, is widely used. Motion estimation is well known application that reduces temporal redundancy and the most computation-intensive part of the standard. In order to improve the performance of motion estimation, various approaches were suggested, such as novel motion estimation algorithms, Application Specific Integrated Circuit(ASIC)s and Application Specific Instruction set Processor(ASIP)s. Among them, ASIP approach became popular because it can narrow the gap between ASICs and General Purpose programmable Processors (GPP) in terms of performance, power, cost and flexibility. ASIP gains flexibility since it is based on programmable processor, and reasonable performance by adding application specific instructions. In this paper, we introduce an ASIP for motion estimation inherited from our previous ASIP for H.264 intra prediction [5]. The proposed ASIP design shows sufficient throughput for QCIF format using Three Step Search(TSS) algorithm and little area increase about 11% compared to [5] while H.264 intra prediction is still enabled.
Starting Page	186
Ending Page	189
File Size	131173
Page Count	4
File Format	PDF
ISBN	9781424486335
e-ISBN	9781424486328
DOI	10.1109/SOCDC.2010.5682942
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-22
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Application specific integrated circuits intra prediction Program processors Motion estimation Signal processing algorithms H.264 Computer architecture ASIP motion estimation Pixel
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application-specific instruction set processor for H.264 on-chip encoder

A 100MHz ASIP (application specific instruction processor) for CAVLC of H.264/AVC decoder

AN ASIP Approach for H.264/AVC Implementation Having Novel Coprocessors

ASIP approach for implementation of H.264/AVC

Fast regulate motion estimation algorithm based on 9-PB search for H.264/AVC

Efficient loop accelerator for Motion Estimation Specific Instruction-set Processor

Low Power ASIP Architecture Optimization based on Target Application Profiling

On Low Power Fractional Motion Estimation Algorithms for H.264

Improved Fast Motion Estimation Algorithm Based on the H.264

An ASIP approach for motion estimation reusing resources for H.264 intra prediction

Similar Documents

Application-specific instruction set processor for H.264 on-chip encoder

A 100MHz ASIP (application specific instruction processor) for CAVLC of H.264/AVC decoder

AN ASIP Approach for H.264/AVC Implementation Having Novel Coprocessors

ASIP approach for implementation of H.264/AVC

Fast regulate motion estimation algorithm based on 9-PB search for H.264/AVC

Efficient loop accelerator for Motion Estimation Specific Instruction-set Processor

Low Power ASIP Architecture Optimization based on Target Application Profiling

On Low Power Fractional Motion Estimation Algorithms for H.264

Improved Fast Motion Estimation Algorithm Based on the H.264

An ASIP approach for motion estimation reusing resources for H.264 intra prediction