NDLI: Background light effect of a dynamically reconfigurable vision-chip architecture

Content Provider	IEEE Xplore Digital Library
Author	Moriwaki, R. Watanabe, M.
Copyright Year	2010
Description	Author affiliation: Electrical and Electronic Engineering, Shizuoka University, 3-5-1 Johoku, Hamamatsu, Shizuoka 432-8561, Japan (Moriwaki, R.; Watanabe, M.)
Abstract	Recently, demands for implementation of a highspeed image recognition function onto autonomous vehicles and robots, that is superior to that of the human eye, have been increasing. To date, analog-type vision chips and digital vision chips have been developed. Nevertheless, even now, realizing such high-speed real-time image recognition operation is extremely difficult because the template information transfer rate and template matching operation cycle reach the order of Petapixel/s. Therefore, to accommodate template matching operations that can be executed at rates greater than Petapixel/s, a dynamically reconfigurable vision-chip architecture has been developed in which a holographic memory technique is introduced to current VLSI technology. However, the dynamically reconfigurable vision-chip architecture must receive image information in addition to configuration context information. At such a time, a salient concern is that image information light might reduce the retention time of photodiode memories on a dynamically reconfigurable vision-chip. This paper therefore clarifies that the background light does not affect the photodiode memories on a dynamically reconfigurable vision-chip architecture.
Starting Page	426
Ending Page	430
File Size	2672412
Page Count	5
File Format	PDF
ISBN	9781424493166
e-ISBN	9781424493159
DOI	10.1109/SII.2010.5708363
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-21
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Vision chips Silicon Field Programmable Gate Arrays Dynamically reconfigurable devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Gray-level image recognition on a dynamically reconfigurable vision architecture

Dynamically Reconfigurable Vision-Chip Architecture

Template matching operations on a dynamically reconfigurable vision-chip architecture

Image recognition system using an optical Fourier transform on a dynamically reconfigurable vision architecture

Reconfigurable logic in SoC systems

A survey of dynamically reconfigurable FPGA devices

A light-weight Network-on-Chip architecture for dynamically reconfigurable systems

Image recognition operation on a dynamically reconfigurable vison architecture

Eccentric SoC architectures as the future norm

Background light effect of a dynamically reconfigurable vision-chip architecture

Similar Documents

Gray-level image recognition on a dynamically reconfigurable vision architecture

Dynamically Reconfigurable Vision-Chip Architecture

Template matching operations on a dynamically reconfigurable vision-chip architecture

Image recognition system using an optical Fourier transform on a dynamically reconfigurable vision architecture

Reconfigurable logic in SoC systems

A survey of dynamically reconfigurable FPGA devices

A light-weight Network-on-Chip architecture for dynamically reconfigurable systems

Image recognition operation on a dynamically reconfigurable vison architecture

Eccentric SoC architectures as the future norm

Background light effect of a dynamically reconfigurable vision-chip architecture