NDLI: OpenPro: A Dynamic Profiling Tool Set for Exploring Thread-Level Speculation Parallelism

Content Provider	IEEE Xplore Digital Library
Author	Yaobin Wang Hong An Bo Liang Li Wang Rui Guo
Copyright Year	2008
Description	Author affiliation: Dept. of Comput. Sci. & Technol., Univ. of Sci. & Technol. of China, Hefei (Yaobin Wang; Hong An; Bo Liang; Li Wang; Rui Guo)
Abstract	Thread-level speculative (TLS) execution can facilitate automatic parallelization of programs that exhibit complicated memory access patterns, which make complete compile-time dependence analysis either impossible or extremely complicated. The decision on where to speculate can make a large difference in the resulting performance. Up to now, we still lack of appropriate dynamic profiling tool used to find and effectively exploit TLS parallelism. In this paper, we proposed a criterion for selecting the region to be speculatively executed and introduce a dynamic profiling tool set "OpenPro" which can be used to explore TLS parallelism for various applications in depth. The OpenPro can be used to analyze the key factors on TLS parallelism, such as inter-thread data dependence, inter-thread control-flow misprediction and inter-thread load imbalance, and to show the potential speedup to evaluate whether a given application or parts of it are suitable for TLS technology. By profiling the SPEC CPU2000 integer benchmark suite, we found that the TLS technology is not suitable for the traditional desktop applications.
Sponsorship	Int. Assoc. Comput. Sci. Inf. Technol.
Starting Page	256
Ending Page	260
File Size	269194
Page Count	5
File Format	PDF
ISBN	9780769535043
DOI	10.1109/ICCEE.2008.9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-20
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Data analysis Laboratories thread partition Yarn Delay multicore Concurrent computing Computer science Runtime dynamic profiling Computer architecture Parallel processing thread-level speculation Pattern analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Investigation of Factors Impacting Thread-Level Parallelism from Desktop, Multimedia and HPC Applications

A Lightweight Model for Software Thread-Level Speculation (TLS)

Exploiting TLS Parallelism at Multiple Loop-Nest Levels

Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications

HVD-TLS: A Novel Framework of Thread Level Speculation

Exploring Speculative Procedure Level Parallelism from Multimedia Applications

Loop Selection to Boost Thread Level Speculation Parallelism in Chip Multiprocessor Systems

Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism

Parallelism through dynamic instrumentation at runtime

OpenPro: A Dynamic Profiling Tool Set for Exploring Thread-Level Speculation Parallelism

Similar Documents

Investigation of Factors Impacting Thread-Level Parallelism from Desktop, Multimedia and HPC Applications

A Lightweight Model for Software Thread-Level Speculation (TLS)

Exploiting TLS Parallelism at Multiple Loop-Nest Levels

Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications

HVD-TLS: A Novel Framework of Thread Level Speculation

Exploring Speculative Procedure Level Parallelism from Multimedia Applications

Loop Selection to Boost Thread Level Speculation Parallelism in Chip Multiprocessor Systems

Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism

Parallelism through dynamic instrumentation at runtime

OpenPro: A Dynamic Profiling Tool Set for Exploring Thread-Level Speculation Parallelism