NDLI: A System Platform Design of Travelling Wave Dielectrophoresis Microchip Based on SOPC

Content Provider	IEEE Xplore Digital Library
Author	Honghua Liao Jun Yu Jun Wang Jianjun Chen Honghua Liao Yu Liao Jinqiao Yi
Copyright Year	2008
Description	Author affiliation: Dept. of Electron. Sci. & Technol., Huazhong Univ. of Sci. & Technol., Wuhan (Honghua Liao; Jun Yu; Jun Wang; Jianjun Chen) \|\| Sch. of Inf., Hubei Inst. for Nat., Enshi (Honghua Liao; Yu Liao; Jinqiao Yi)
Abstract	This paper presents a control and acquisition platform design method of travelling wave dielectrophoresis microchip based on SOPC technique. The direct digital frequency synthesis (DDS) modeling is built by using the digital signal processing (DSP) development tool of FPGA, DSP Builder. By the controlling of NIOSII, which embedded in the FPGA (CyclonII EP2C35) of Altera corp., the four-phase DDS module outputs four channels AC signals with the same magnitude, and their phase of four channels AC signals are 0deg, 90deg, 180deg and 270deg, respectively. They supply control signals for the travelling wave ITO electrodes array. The travelling wave dielectrophoresis electric field is created by the four-channel AC signals, it drives biological particles direction moving to achieve different biological particles separating in the microchannel of dielectrophoresis micochip. Adopting the custom $I^{2}C$ module achieves the configuration of 3-Megapixel CMOS image sensor, MT9T001, which achieves the contactless detection of different biological particles. The design of DDS IP core based on DSP Builder, the design of custom $I^{2}C$ module, the hardware framework and software design of control system is mainly introduced in article. The correctness and practicability of design method is testified by simulation results.
Starting Page	66
Ending Page	69
File Size	1221661
Page Count	4
File Format	PDF
ISBN	9780769533360
DOI	10.1109/CSSE.2008.537
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-12
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synthesizers Design methodology Indium tin oxide SOPC Electrodes DDS Matlab and DSP Builder Digital signal processing Control system synthesis CMOS image sensor Dielectrophoresis Signal synthesis Electric fields dielectric electrophoresis microchip Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in