NDLI: Cluster TDEV a new performance metric for timing over packet networks

Content Provider	IEEE Xplore Digital Library
Author	Haddad, T. Rahbar, K. Meyer, P.
Copyright Year	2010
Description	Author affiliation: Zarlink Semiconductor, Ottawa, ON, Canada (Haddad, T.; Rahbar, K.; Meyer, P.)
Abstract	One of the main topics on the ITU-T study group 15 (SG15/Q13) agenda is defining new network performance limits for recovered timing information across packet networks. The metrics shall apply to the network packet delay variation (PDV) sequence and help in projecting the required system bandwidth given a specific performance envelope. Current ITU-T TDEV-based metrics are based on processing percentiles of the input PDV sequence. In this paper we introduce a new metric, which is primarily based on a time domain packet clustering approach. The new metric provides more flexibility and improves the prediction of clock recovery performance through operation over different bands of the input network delay sequence. The new metric also provides the designer with the option of using network-specific cluster anchor points. This improves the chances of identifying the most suitable network delay bands for a timing over packet clock recovery system that meets the performance envelope.
Starting Page	141
Ending Page	145
File Size	1467369
Page Count	5
File Format	PDF
ISBN	9781424459780
e-ISBN	9781424459773
DOI	10.1109/ISPCS.2010.5609803
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	ToP TDEV Bandwidth Timing over Packet Band pass filters Network PLL ITU-T G.8260 Synchronization ITU-T G.8263 Delay Clocks clock performance metrics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ultra-wide bandwidth timing networks

Packet selection technique for clock recovery over packet networks

A band-reject nested-PLL phase-noise reduction scheme for clock-cleaners

Study on the best clock selection in ITU-T G.8275.1

Delay Asymmetry Correction Model for Master-Slave Synchronization Protocols

Synchronization and Timing in Packet Networks

The performance of serial, matched-filter acquisition in direct-sequence packet radio communications

A 174.08 MHz SAW Filter For Clock Recovery Systems

Tracking performance of synchronizers driven by trellis-code modulated signals

Cluster TDEV a new performance metric for timing over packet networks

Similar Documents

Ultra-wide bandwidth timing networks

Packet selection technique for clock recovery over packet networks

A band-reject nested-PLL phase-noise reduction scheme for clock-cleaners

Study on the best clock selection in ITU-T G.8275.1

Delay Asymmetry Correction Model for Master-Slave Synchronization Protocols

Synchronization and Timing in Packet Networks

The performance of serial, matched-filter acquisition in direct-sequence packet radio communications

A 174.08 MHz SAW Filter For Clock Recovery Systems

Tracking performance of synchronizers driven by trellis-code modulated signals

Cluster TDEV a new performance metric for timing over packet networks