NDLI: FPGA based implementation of real-time image enhancement algorithms for Electro-Optical surveillance systems

Content Provider	IEEE Xplore Digital Library
Author	Singh, M. Purohit, M. Khare, S. Kaushik, B.K.
Copyright Year	2015
Description	Author affiliation: Instrum. R&D Establ., Dehradun, India (Singh, M.; Purohit, M.; Khare, S.) \|\| Dept. of Electron. & Commun. Eng., Indian Inst. of Technol., Roorkee, Roorkee, India (Kaushik, B.K.)
Abstract	Electro-Optical (EO) surveillance systems are capable of performing autonomous search, detection, tracking and designation of potential targets. The detection and tracking of target at long range is a challenge due to atmospheric degradation and background clutter. The detection process heavily depends on its image quality. Various types of image enhancement techniques are being exploited to improve the detection capability. The performance of these techniques varies with operational scenario as the surveillance is a very subjective process by nature. Reconfigurable architecture based upon FPGA has been chosen to implement real-time image enhancement, for improved range performance (detection/recognition/identification) of EO systems considering the scenarios such as naval and land platforms. The architectural design based on FPGA and real time implementation results for these image processing algorithms along with improvement in the quality of image has been presented.
Starting Page	1
Ending Page	6
File Size	386066
Page Count	6
File Format	PDF
e-ISBN	9781479979615
DOI	10.1109/ECTICon.2015.7207055
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-24
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Histograms FPGA Computer architecture surveillance systems real-time image enhancement Real-time systems Hardware reconfigurable architecture Electro-optics Field programmable gate arrays Image enhancement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in