NDLI: Sinusoid-locked loops based on the principles of synchronous machines

Content Provider	IEEE Xplore Digital Library
Author	Qing-Chang Zhong Phi-Long Nguyen
Copyright Year	2012
Description	Author affiliation: Department of Aeronautical and Automotive Engineering, Loughborough University, Leicestershire LE11 3TU, United Kingdom (Qing-Chang Zhong; Phi-Long Nguyen)
Abstract	Phase-locked loops (PLL), which are widely applied to track the phase of a periodic signal, play an important role in modern electrical engineering. For some applications, it is also necessary to track the amplitude and the frequency of a signal (often sinusoidal), in addition to its phase. A strategy/device that is able to track the amplitude, frequency and phase of the fundamental component of a signal is called a sinusoid-locked loop (SLL). For a synchronous machine connected to the utility grid, the (real and reactive) power exchanged with the grid can be controlled to be zero. In this case, the phase, the frequency and the amplitude of the voltage generated by the machine are the same as those of the grid voltage and the machine is floating on the grid, as an SLL. In this paper, following the recently-proposed synchronverter concept, a virtual synchronous machine is controlled to implement this function so that it is operated as an SLL to provide the phase, frequency and amplitude of the fundamental component of the voltage supplied. Simulation results are provided to demonstrate its excellent performance, with comparison made to some other major approaches.
Starting Page	1518
Ending Page	1523
File Size	435774
Page Count	6
File Format	PDF
ISBN	9781457720734
e-ISBN	9781457720741
DOI	10.1109/CCDC.2012.6244246
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-23
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	sinusoid-locked loop (SLL) sinusoidal tracking algorithm (STA) Synchronization Phase locked loops Voltage control Frequency control synchronisation Reactive power second-order generalised integrator (SOGI) synchronverters enhanced phase-locked loop (EPLL) Synchronous machines Frequency synchronization Phase-locked loop (PLL)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Benchmarking of phase locked loop based synchronization techniques for grid-connected inverter systems

Addressing DC Component in PLL and Notch Filter Algorithms

Virtual quadrature-coordinate EPLL for single-phase grid information synchronisation

DSRF and SOGI based PLL-two viable scheme for grid synchronization of DG systems during grid abnormalities

Self-Synchronized Synchronverters: Inverters Without a Dedicated Synchronization Unit

Optimalization of SOGI PLL for single-phase converter control systems: Second order generalized integrator (SOGI)

Problems of Startup and Phase Jumps in PLL Systems

Integration of phase-locked loop based real-time oscillation tracking in grid synchronized systems

Reinvestigation of Single-Phase FLLs

Sinusoid-locked loops based on the principles of synchronous machines

Similar Documents

Benchmarking of phase locked loop based synchronization techniques for grid-connected inverter systems

Addressing DC Component in PLL and Notch Filter Algorithms

Virtual quadrature-coordinate EPLL for single-phase grid information synchronisation

DSRF and SOGI based PLL-two viable scheme for grid synchronization of DG systems during grid abnormalities

Self-Synchronized Synchronverters: Inverters Without a Dedicated Synchronization Unit

Optimalization of SOGI PLL for single-phase converter control systems: Second order generalized integrator (SOGI)

Problems of Startup and Phase Jumps in PLL Systems

Integration of phase-locked loop based real-time oscillation tracking in grid synchronized systems

Reinvestigation of Single-Phase FLLs

Sinusoid-locked loops based on the principles of synchronous machines