NDLI: FODA: Fast open-defect analysis method for power/ground networks

Content Provider	IEEE Xplore Digital Library
Author	Luo Zuying Lin Dingyi Li Xingde
Copyright Year	2009
Description	Author affiliation: PLA Communications Command Academy, Wuhan 430010, China (Li Xingde) \|\| College of Information Science and Technology, Beijing Normal University 100875, China (Luo Zuying; Lin Dingyi)
Abstract	Based on multi-grid and equivalent circuit methods, an efficient algorithm for open-defect analysis, called as FODA, is proposed in this paper to solve nodal voltage distribution for a P/G network of open defects. The FODA algorithm consists of three successive steps. The first step uses the equivalent circuit method and the multi-grid method to compact the circuit. The second step uses the SOR algorithm for solving the remaindering circuit. The SOR algorithm becomes our favor owing to high efficiency and easy coding. The third step back solves the cancelled node based on the voltage-known nodes. Experiments show that FODA is of high accuracy, low complexity, wide application, and so on. Compared with the general ICCG algorithm, FODA is 36X faster with the penalty of ignored accuracy loss(≪0.03% on average), and can solve two additional test cases that is unsolved to ICCG.
Starting Page	429
Ending Page	434
File Size	96754
Page Count	6
File Format	PDF
ISBN	9781424436996
DOI	10.1109/CADCG.2009.5246865
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Information science Network topology Voltage Logic gates Educational institutions Manufacturing Testing Equivalent circuits Information analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Floorplan and Power/Ground network co-design using guided incremental floorplanning

Research and implementation of fast topology discovery algorithm for Zigbee wireless sensor network

Disruption analysis for neural network topology evolution systems

A topology control algorithm for throughput optimization for wireless mesh networks

Optimization of Power/Ground network considering area, performance and power consumption

On a Model of Internet Topology Structure

A method of reliability evaluation for complex medium-voltage distribution system based on simplified network model and network-equivalent

A simplification algorithm for reversible logic network of positive/negative control gates

Design automation flow for voltage adaptive optimum granularity LITHE for sequential circuits

FODA: Fast open-defect analysis method for power/ground networks

Similar Documents

Floorplan and Power/Ground network co-design using guided incremental floorplanning

Research and implementation of fast topology discovery algorithm for Zigbee wireless sensor network

Disruption analysis for neural network topology evolution systems

A topology control algorithm for throughput optimization for wireless mesh networks

Optimization of Power/Ground network considering area, performance and power consumption

On a Model of Internet Topology Structure

A method of reliability evaluation for complex medium-voltage distribution system based on simplified network model and network-equivalent

A simplification algorithm for reversible logic network of positive/negative control gates

Design automation flow for voltage adaptive optimum granularity LITHE for sequential circuits

FODA: Fast open-defect analysis method for power/ground networks