NDLI: An adaptive voltage scaling buck converter based on improved pulse skip modulation

Content Provider	IEEE Xplore Digital Library
Author	Hangbiao Li Bo Zhang Ping Luo Shaowei Zhen Xiaodong Tang Jiangkun Li Sijian Hou Ruhui Yang Jun Chen
Copyright Year	2010
Description	Author affiliation: State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, Sichuan, 610054, China (Hangbiao Li; Bo Zhang; Ping Luo; Shaowei Zhen; Xiaodong Tang; Jiangkun Li; Sijian Hou; Ruhui Yang; Jun Chen)
Abstract	A novel adaptive voltage scaling (AVS) buck converter based on improved pulse skip modulation (IPSM) is proposed in this paper. Pulse skip modulation is used for AVS converter for the first time. The controller of the buck converter includes a delayline, a slacktime detector, a finite-state machine (FSM) and a hybrid digital pulse width modulator (DPWM) which is used to produce a sequence of pulses whose duty cycle is alterable and frequency is fixed according to the input. Compared to AVS buck converter based on pulse width modulation (PWM), AVS buck converter based on IPSM is more efficient under light loads. Meanwhile, the structure of the controller of the proposed AVS buck converter is simple and can be realized by digital design methodology and process, which make the controller easy to be integrated into SoC. The converter is designed in 0.13 µM CMOS process, operating typically at 1.5 MHz. The simulation results show that the output voltage of the converter is adjusted ranged from 0.7 V to 1.5 V to the varied frequency ranged from 25 MHz to 100 MHz of the digital load circuit, which can save the power consumption effectively. The ripple of the output voltage of the buck converter is only 7–24 mV. The layout size of the controller is only 69 µm × 165 µm which is very small.
Starting Page	556
Ending Page	560
File Size	1463572
Page Count	5
File Format	PDF
ISBN	9781424482245
e-ISBN	9781424482252
DOI	10.1109/ICCCAS.2010.5581931
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Asynchronous dual-mode buck converter design with protection circuits in 0.13µm CMOS process for battery applications

An integrated low power buck converter with a comparator controlled low-side switch

An Adaptive Voltage Scaling Buck Converter with Preset Circuit

Low voltage DC-DC converter controller based on CMOS rail-to-rail second generation current conveyor

A synchronous buck-boost converter on a Silicon-On-Sapphire 0.5µm process

A High Efficiency Dual-Mode Buck Converter IC For Portable Applications

A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency

An Improved Control scheme for Multiphase Buck Converter Circuits used in Voltage Regulator Modules

An integrated sigma-delta noise-shaped buck converter

An adaptive voltage scaling buck converter based on improved pulse skip modulation

Similar Documents

Asynchronous dual-mode buck converter design with protection circuits in 0.13µm CMOS process for battery applications

An integrated low power buck converter with a comparator controlled low-side switch

An Adaptive Voltage Scaling Buck Converter with Preset Circuit

Low voltage DC-DC converter controller based on CMOS rail-to-rail second generation current conveyor

A synchronous buck-boost converter on a Silicon-On-Sapphire 0.5µm process

A High Efficiency Dual-Mode Buck Converter IC For Portable Applications

A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency

An Improved Control scheme for Multiphase Buck Converter Circuits used in Voltage Regulator Modules

An integrated sigma-delta noise-shaped buck converter

An adaptive voltage scaling buck converter based on improved pulse skip modulation