NDLI: Networks-on-chip emulator design with FPGA array

Content Provider	IEEE Xplore Digital Library
Author	Tingting Huang Yiou Chen Jianhao Hu Xiang Ling
Copyright Year	2010
Description	Author affiliation: National Science and Technology key Lab. of Communications, The University of Electronic Science and Technology of China, China (Tingting Huang; Yiou Chen; Jianhao Hu; Xiang Ling)
Abstract	As the Multi-Processors System on Chip(MPSoC) platforms are becoming increasingly more heterogeneous and shifting towards a more communication-centric methodology, the networks on chip(NoC) has emerged as the design paradigm for scalable on-chip communication architecture. How to design and verify such a NoC-based MPSoC platform in a systematic and automatic way becomes an interesting issue for NoC study. In this paper we present a NoC verification platform with a FPGA array which contains 16 micro-processors to perform Intellectual Property (IP) functions. A novel configurable network interface is proposed as user-defined IP attached to processor. To reduce the area and power consumption, Virtual Output Queue (VOQ) wormhole switch architecture is used in this verification platform. The network which employs a 4 × 4 mesh topology, full duplex communication, distributed routing algorithm, and wormhole routing mechanism is adopted on the verification platform. An OFDM transceiver is mapped on the verification platform. The whole design occupies only 50% of entire area in terms of slices and provides 51.2Mbps aggregated bandwidth. The experiment shows that NoC frameworks can be verified on our FPGA array platform.
Starting Page	886
Ending Page	890
File Size	1293118
Page Count	5
File Format	PDF
ISBN	9781424482245
e-ISBN	9781424482252
DOI	10.1109/ICCCAS.2010.5581852
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Medical services Tin Time frequency analysis Nickel Kernel Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in