NDLI: A hierarchical CDFG as intermediate representation for hardware/software codesign

Content Provider	IEEE Xplore Digital Library
Author	Qiang Wu Yunfeng Wang Jinian Bian Weimin Wu Hongxi Xue
Copyright Year	2002
Description	Author affiliation: Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China (Qiang Wu; Yunfeng Wang; Jinian Bian; Weimin Wu; Hongxi Xue)
Abstract	A hierarchical CDFG model designed as an intermediate representation for hardware/software (HW/SW) codesign is presented in this paper. A new concept of transport node, which represents the communication resources of the system, is proposed in this model. Hierarchical feature can be straightly obtained through extending the definition of nodes, allowing them to nest sub-CDFG recursively. Then it is demonstrated how to build basic control constructs of branches and loops. Explaining in a short introduction to the translation process, such a hierarchical CDFG is suitable for HW/SW codesign as an intermediate representation. The hierarchical CDFG model can capture the design information from source file specified by VHDL or C language. It maintains relative simplicity while providing helpful features for HW/SW partitioning and High-level synthesis tools.
Sponsorship	Chinese Inst. Commun Chinese Inst. Electron. Univ. Electron. Sci. & Technol. China
Starting Page	1429
Ending Page	1432
File Size	264512
Page Count	4
File Format	PDF
ISBN	0780375475
DOI	10.1109/ICCCAS.2002.1179048
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-06-29
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer science Synthesizers Wires Communication system control Control system synthesis Hardware High level synthesis Specification languages Flow graphs Research and development
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware Estimation and Synthesis for a Codesign System

Synthesis from mixed specifications

Verified high-level synthesis in BEDROC

Graph Based Communication Analysis for Hardware/Software Codesign (1999)

False path analysis based on a hierarchical control representation

Hierarchical conditional dependency graphs as a unifying design representation in the Codesis high-level synthesis system (2000)

A transformational approach to VHDL and CDFG based high-level synthesis: a case study

Hierarchical conditional dependency graphs as a unifying design representation in the CODESIS high-level synthesis system

System specification and synthesis with the SpecCharts language

A hierarchical CDFG as intermediate representation for hardware/software codesign

Similar Documents

Hardware Estimation and Synthesis for a Codesign System

Synthesis from mixed specifications

Verified high-level synthesis in BEDROC

Graph Based Communication Analysis for Hardware/Software Codesign (1999)

False path analysis based on a hierarchical control representation

Hierarchical conditional dependency graphs as a unifying design representation in the Codesis high-level synthesis system (2000)

A transformational approach to VHDL and CDFG based high-level synthesis: a case study

Hierarchical conditional dependency graphs as a unifying design representation in the CODESIS high-level synthesis system

System specification and synthesis with the SpecCharts language

A hierarchical CDFG as intermediate representation for hardware/software codesign