NDLI: High conversion gain high suppression SiGe based balanced cascode frequency quadrupler at 60

Content Provider	IEEE Xplore Digital Library
Author	Katz, O. Ben-Yishay, R. Carmon, R. Sheinman, B. Elad, D.
Copyright Year	2011
Description	Author affiliation: IBM Haifa Labs, Haifa University Campus, Carmel Mountains, Haifa 31905, Israel (Katz, O.; Ben-Yishay, R.; Carmon, R.; Sheinman, B.; Elad, D.)
Abstract	This paper demonstrates a frequency multiplier by four (quadrupler) with a cascade topology that exhibits a high conversion gain and high suppression for the 60–77 GHz. Most of the repotted balanced frequency multiplier at mmWave range are frequency doublers, which means that an additional stage have to be used in order to get higher frequency multiplication factor. An additional stage will come at the expense of chip area, power consumption and will have relatively low conversion gain due to the cascading of to multiplying stages. Typically an additional amplifying and filter will have to be used between the stages. Furthermore, each doubler stage has to be tuned for a different frequency range. Finally, the resulting conversion efficiency will be low, thus forcing us to add additional amplifying stages at the forth harmonic. [1]
Starting Page	1
Ending Page	2
File Size	140863
Page Count	2
File Format	PDF
ISBN	9781457716928
e-ISBN	9781457716942
DOI	10.1109/COMCAS.2011.6105846
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-07
Publisher Place	Israel
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Harmonic analysis Frequency conversion Microwave theory and techniques Topology Power harmonic filters Gain
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A K-band high performance frequency quadrupler using CG-CS balanced configuration in E/D-mode PHEMT process

Novel frequency quadrupler design covering the entire V-Band in 0.13-μm SiGe process

A 52–75 GHz frequency quadrupler in 0.25-µm SiGe BiCMOS process

A V-band CMOS frequency quadrupler with 3-dBm output power

Very high conversion gain microwave frequency doubler circuit design

A 55-GHz power-efficient frequency quadrupler with high harmonic rejection in 0.1-µm SiGe BiCMOS technology

A Novel High Power Harmonic Suppressor

Novel SIW based interdigital bandpass filter with harmonic suppression

A PAE of 17.5% Ka-band balanced frequency doubler with conversion gain of 20 dB

High conversion gain high suppression SiGe based balanced cascode frequency quadrupler at 60–77GHz

Similar Documents

A K-band high performance frequency quadrupler using CG-CS balanced configuration in E/D-mode PHEMT process

Novel frequency quadrupler design covering the entire V-Band in 0.13-μm SiGe process

A 52–75 GHz frequency quadrupler in 0.25-µm SiGe BiCMOS process

A V-band CMOS frequency quadrupler with 3-dBm output power

Very high conversion gain microwave frequency doubler circuit design

A 55-GHz power-efficient frequency quadrupler with high harmonic rejection in 0.1-µm SiGe BiCMOS technology

A Novel High Power Harmonic Suppressor

Novel SIW based interdigital bandpass filter with harmonic suppression

A PAE of 17.5% Ka-band balanced frequency doubler with conversion gain of 20 dB

High conversion gain high suppression SiGe based balanced cascode frequency quadrupler at 60–77GHz