NDLI: An Optimized Solution for Cross-Domain System Bus Transaction Processing

Content Provider	IEEE Xplore Digital Library
Author	Wen Su Jing Wang Huandong Wang Ling Wang
Copyright Year	2013
Description	Author affiliation: Grad. Univ. of Chinese Acad. of Sci., Beijing, China (Ling Wang) \|\| State Key Lab. of Comput. Archit., China (Wen Su; Jing Wang; Huandong Wang)
Abstract	Since multi-core processor and System-On-Chip (SOC) have developed fast in recent years, the interconnection bus becomes a key factor to system performance. Recently, it is reported that for most desktop and embedded systems, bus bandwidth has not been fully exploited, and the data transfer efficiency is low. In this paper, we show that the frequent cross-domain bus transaction is the main bottleneck of I/O performance promotion. Then based on a Hyper Transport (HT) 3.0 bus controller design, we propose an optimization scheme which includes a pipelined design methodology for cross-domain bus transaction and asynchronous FIFO designs using Globally Ratiochronous Locally Synchronous (GRLS) technology. The experiment shows that our solution increases the HT bus read and write bandwidths about 34.8% and 13.5% respectively, and it reduces the latency about 40%. Although our solution is based on well known system buses technologies - AMBA AXI and HT bus technologies, it can be easily implemented in systems with other bus technologies.
Sponsorship	IEEE Comput. Soc.
Starting Page	165
Ending Page	170
File Size	288069
Page Count	6
File Format	PDF
ISBN	9780769550053
DOI	10.1109/SNPD.2013.33
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multicore processing System Interconncetion Pipelined I/O Pipelines Bandwidth Globally Ratiochronous Locally Synchronous Data transfer HyperTransport Bus Synchronization Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementing Globally Asynchronous Locally Synchronous processor pipeline on commercial synchronous FPGAs

Flexible Multicore System Based on Globally Asynchronous Locally Synchronous Core

Designing globally-asynchronous-locally-system from multi-rate Simulink model

Enabler-based synchronizer model for clock domain crossing static verification

High Rate Data Synchronization in GALS SoCs

A novel interconnection approach for globally asynchronous locally synchronous circuits.

Predictive synchronization for DVFS-enabled multi-processor systems

Real-time communication for multicore systems with multi-domain ring buses ∗.

Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems (2003)

An Optimized Solution for Cross-Domain System Bus Transaction Processing

Similar Documents

Implementing Globally Asynchronous Locally Synchronous processor pipeline on commercial synchronous FPGAs

Flexible Multicore System Based on Globally Asynchronous Locally Synchronous Core

Designing globally-asynchronous-locally-system from multi-rate Simulink model

Enabler-based synchronizer model for clock domain crossing static verification

High Rate Data Synchronization in GALS SoCs

A novel interconnection approach for globally asynchronous locally synchronous circuits.

Predictive synchronization for DVFS-enabled multi-processor systems

Real-time communication for multicore systems with multi-domain ring buses ∗.

Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems (2003)

An Optimized Solution for Cross-Domain System Bus Transaction Processing