NDLI: Design and implementation of edge detection algorithm in dsPIC embedded processor

Content Provider	IEEE Xplore Digital Library
Author	Premaratne, P. Ajaz, S. Monaragala, R. Bandara, N. Premaratne, M.
Copyright Year	2010
Description	Author affiliation: School of Electrical Computer and Telecommunications Engineering, University of Wollongong, North Wollongong, NSW 2522, Australia (Premaratne, P.; Ajaz, S.) \|\| Centre for Research and Development, Army Cantonment, Panagoda, Sri Lanka (Monaragala, R.; Bandara, N.) \|\| Advanced Computing and Simulation Laboratory (AXL), Department of Electrical and Computer Systems Engineering, Monash University, Clayton, Victoria, Australia (Premaratne, M.)
Abstract	The research presented here is an attempt to use a very basic, low cost and non-specialized microcontroller for image processing tasks. The applications emanating from such an attempt will result in inexpensive face detection, intelligent motion sensors to low cost vehicle counting systems. We have been able to develop a system based on Microchip dsPIC microcontroller that implements edge detection of still images. Hardware-based signal processors such as Texas Instrument DSP (Digital Signal Processing) or Field Gate Arrays (FPGA) are generally an expensive solution for image processing applications. On the other hand a conventional 8-bit microcontroller doesn't have enough capability to handle memory intensive DSP algorithms. In this regard, Microchip offers a tradeoff between cost and performance. Although performance does not compete with TI DSPs or FPGAs, the proposed system yet provides a sound platform to perform Signal processing directly on embedded hardware. Our research presents a preliminary approach to perform any type of image processing task using microchip 16-bit Microcontrollers and 16-bit digital signal controllers. Even though this attempt is aimed at Edge Detection, the research opens up possibilities for numerous other algorithms of signal and image processing that can be implemented using the same low cost hardware.
Starting Page	8
Ending Page	13
File Size	1452233
Page Count	6
File Format	PDF
ISBN	9781424485499
e-ISBN	9781424485529
DOI	10.1109/ICIAFS.2010.5715626
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-17
Publisher Place	Sri Lanka
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image edge detection Noise Cameras Hardware Libraries Pixel
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Implementation of Embedded Pupil Location System

Modular multi-resolution vision processor

Study on the Edge Detection Algorithms of Road Image

Hardware implementation of an optimized processor architecture for SOBEL image edge detection operator

An efficient edge and corner detector

An intelligent image processing sensor - the algorithm and the hardware implementation

Design and implementation of DSP and FPGA-based robust visual servoing control of an inverted pendulum

Implementation of a recursive real time edge detector using retiming techniques

Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation

Design and implementation of edge detection algorithm in dsPIC embedded processor

Similar Documents

Design and Implementation of Embedded Pupil Location System

Modular multi-resolution vision processor

Study on the Edge Detection Algorithms of Road Image

Hardware implementation of an optimized processor architecture for SOBEL image edge detection operator

An efficient edge and corner detector

An intelligent image processing sensor - the algorithm and the hardware implementation

Design and implementation of DSP and FPGA-based robust visual servoing control of an inverted pendulum

Implementation of a recursive real time edge detector using retiming techniques

Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation

Design and implementation of edge detection algorithm in dsPIC embedded processor