NDLI: Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process

Content Provider	IEEE Xplore Digital Library
Author	Fujcik, L. Haze, J. Vrba, R. Mougel, T.
Copyright Year	2006
Description	Author affiliation: BUT FEEC, Udolni 53, CZ-602 00 Brno, Czech Republic (Fujcik, L.)
Abstract	This paper presents a novel architecture of high-order single-stage sigma-delta (\sigma \delta) converter for sensor measurement. The two-step quantization technique was utilized to design of novel architecture of \sigma \delta? modulator. The time steps are interleaved to achieve resolution improvement without decreasing of conversion speed. This technique can be useful for low oversampling ratio. The novel architecture was designed to obtain high dynamic range of input signal, high signal-to-noise ratio and high reliability. This paper describes steps involved in a new VHDL design of a decimation filter for a \sigma \delta modulator. Parameters of decimation filter are derived from the specifications of the overall \sigma \delta modulator. The proposed architecture of switched-capacitor (SC) \sigma \delta modulator was simulated with nonidealities blocks, such as sampling jitter, noise, and operational amplifier parameters (white noise, finite dc gain, finite bandwidth, slew rate and saturation voltages). The novel architecture of SC \sigma \delta modulator with twostep quantization process was designed and simulated in MATLAB SIMULINK.
Starting Page	186
Ending Page	186
File Size	357289
Page Count	1
File Format	PDF
ISBN	0769525520
DOI	10.1109/ICNICONSMCL.2006.149
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-04-23
Publisher Place	Mauritius
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switching converters Filters Quantization Dynamic range Delta-sigma modulation Delta modulation Mathematical model Signal resolution Signal design Signal to noise ratio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Matlab model of 16-bit switched-capacitor sigma-delta modulator with two-step quantization process.

A 22-kHz multibit switched-capacitor sigma-delta D/A converter with 92 dB dynamic range

MIMCAP dynamic leakage impact to switched-capacitor sigma-delta converters in deep-submicron digital CMOS processes

Sigma delta analog to digital converters with adaptive quantization

Two-step quantization in multibit /spl Delta//spl Sigma/ modulators

An oversampled sigma-delta A/D converter using time division multiplexed integrator

A novel switched-capacitor cascade structure for sigma-delta-converters

Modeling of EMI propagation in switched-capacitor ΣΔ A/D converter

Design and implementation of sigma-delta DPWM controller for switching converter

Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process

Similar Documents

Matlab model of 16-bit switched-capacitor sigma-delta modulator with two-step quantization process.

A 22-kHz multibit switched-capacitor sigma-delta D/A converter with 92 dB dynamic range

MIMCAP dynamic leakage impact to switched-capacitor sigma-delta converters in deep-submicron digital CMOS processes

Sigma delta analog to digital converters with adaptive quantization

Two-step quantization in multibit /spl Delta//spl Sigma/ modulators

An oversampled sigma-delta A/D converter using time division multiplexed integrator

A novel switched-capacitor cascade structure for sigma-delta-converters

Modeling of EMI propagation in switched-capacitor ΣΔ A/D converter

Design and implementation of sigma-delta DPWM controller for switching converter

Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process