NDLI: Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture

Content Provider	IEEE Xplore Digital Library
Author	Ludovici, D. Strano, A. Bertozzi, D. Benini, L. Gaydadjiev, G.N.
Copyright Year	2009
Description	Author affiliation: DEIS, University of Bologna, 40136, Italy (Bertozzi, D.) \|\| Computer Engineering Lab., Delft University of Technology, The Netherlands (Ludovici, D.; Benini, L.; Gaydadjiev, G.N.) \|\| ENDIF, University of Ferrara, 44100, Italy (Strano, A.)
Abstract	With the advent of Networks-on-Chip (NoCs), the interest for mesochronous synchronizers is again on the rise due to the intricacies of skew-controlled chip-wide clock tree distribution. Recently proposed schemes agree on a source synchronous design style with some form of ping-pong buffering to counter timing and metastability concerns. However, the integration issues of such synchronizers in a NoC setting are still largely uncovered. Most schemes are in fact placed between communicating switches, thus neglecting the abrupt increase of buffering resources needed at switch input stages. This paper goes a step forward and aims at deep integration of the synchronizer in the switch architecture, thus merging key tasks such as synchronization, buffering and flow control into a unique architecture block. This paper compares the integrated and the loosely coupled solutions from a performance and area viewpoint, while devoting special attention to their robustness with respect to physical design parameters.
Starting Page	244
Ending Page	249
File Size	236282
Page Count	6
File Format	PDF
ISBN	9781424441426
DOI	10.1109/NOCS.2009.5071473
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Switches Detectors Timing Metastasis Frequency synchronization Delay Phase detection Clocks Counting circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Comparing Tightly and Loosely Coupled Mesochronous Synchronizers in a NoC Switch Architecture (2009)

Architecture design principles for the integration of synchronization interfaces into network-on-chip switches

An Efficient Clocking Scheme for On-Chip Communications

A mesochronous physical link architecture for network-on-chip interconnects

A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method

Architecture Design Principles for the Integration of Synchronization Interfaces into Network-on-Chip Switches

A new mesochronous clocking scheme for synchronization in SoC

Low-Latency and Low-Overhead Mesochronous and Plesiochronous Synchronizers

Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs

Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture

Similar Documents

Comparing Tightly and Loosely Coupled Mesochronous Synchronizers in a NoC Switch Architecture (2009)

Architecture design principles for the integration of synchronization interfaces into network-on-chip switches

An Efficient Clocking Scheme for On-Chip Communications

A mesochronous physical link architecture for network-on-chip interconnects

A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method

Architecture Design Principles for the Integration of Synchronization Interfaces into Network-on-Chip Switches

A new mesochronous clocking scheme for synchronization in SoC

Low-Latency and Low-Overhead Mesochronous and Plesiochronous Synchronizers

Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs

Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture