NDLI: IVM: An interoperable verification methodology for iterative and incremental digital system design

Content Provider	IEEE Xplore Digital Library
Author	Prado, B. Barros, E. Silva, L. Cabrai, A. Bruno, R. Demente, G.
Copyright Year	2009
Description	Author affiliation: Informatics Center, Federal University of Pemambuco, Recife, Brazil (Prado, B.; Barros, E.; Silva, L.; Cabrai, A.; Bruno, R.; Demente, G.)
Abstract	Due to the increasing complexity of modern electronic systems, functional verification is a really hard and crucial activity to ensure the quality of digital system design. During all design phases, the verification team must deal with conflicting metrics: quality, cost and time-to-market. In order to be able to deal with this scenario and constraints, it is mandatory an efficient verification methodology to release high quality components satisfying the project's budget and schedule. This work aims to propose a functional verification methodology that extends the considered state of art of verification methodologies (VeriSC and OVM) to support iterative and incremental development flows. The proposal includes architectural verification environment improvements and new techniques for functional coverage, which delivers an easy to implement but powerful functional coverage analysis.
Starting Page	207
Ending Page	210
File Size	331465
Page Count	4
File Format	PDF
ISBN	9781457702372
e-ISBN	9781457702365
DOI	10.1109/VLSISOC.2009.6041357
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-12
Publisher Place	Brazil
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase change materials development flow Time varying systems cascade Time domain analysis digital system Field-flow fractionation iterative interoperability incremental verification methodology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On linear time-varying system characterizations

Iterative learning control with high-order internal model for linear time-varying systems

SystemC/TLM flow for SoC design and verification

Optimal design of periodically time-varying and multirate digital filters

Reusable and flexible verification methodology from architecture to RTL design

Automatic refinement of requirements for verification throughout the SoC design flow

A cross-level verification methodology for digital IPs augmented with embedded timing monitors

An equalization algorithm for CMMB systems over fast fading channels

Hybrid, Incremental Assertion-Based Verification for TLM Design Flows

IVM: An interoperable verification methodology for iterative and incremental digital system design

Similar Documents

On linear time-varying system characterizations

Iterative learning control with high-order internal model for linear time-varying systems

SystemC/TLM flow for SoC design and verification

Optimal design of periodically time-varying and multirate digital filters

Reusable and flexible verification methodology from architecture to RTL design

Automatic refinement of requirements for verification throughout the SoC design flow

A cross-level verification methodology for digital IPs augmented with embedded timing monitors

An equalization algorithm for CMMB systems over fast fading channels

Hybrid, Incremental Assertion-Based Verification for TLM Design Flows

IVM: An interoperable verification methodology for iterative and incremental digital system design