NDLI: A capacitively-coupled biomedical instrumentation amplifier employing chopping and auto-zeroing

Content Provider	IEEE Xplore Digital Library
Author	Peng Sun Menglian Zhao Xiaobo Wu Qing Liu
Copyright Year	2012
Description	Author affiliation: Inst. of VLSI Design, Zhejiang Univ., Hangzhou, China (Peng Sun; Menglian Zhao; Xiaobo Wu; Qing Liu)
Abstract	This paper presents a low power high precision instrumentation amplifier (IA) for biomedical electronics such as EEG, ECG and neural recording. By using capacitively-coupled topology, wide input common-mode range and low power consumption is achieved. Chopping and auto-zeroing techniques are employed simultaneously to alleviate their own side-effects. A DC cancellation loop is used to suppress electrode offset. In addition, adverse effect of parasitic capacitances of input transistors is analyzed and alleviated. Improved switched-capacitor (SC) CMFB circuits are proposed to mitigate capacitance load effect. This IA is implemented in SMIC 0.18μm CMOS process. -3dB bandwidth of the IA can be set as 1 kHz or 10 kHz to fit different applications like EEG or neural recording. Simulation results show that it achieves equivalent input noise power spectrum density (PSD) of 42nV/√Hz, a noise efficiency factor (NEF) of 3.1 and CMRR of 128dB. It consumes 3.7μA from a 1V supply.
Sponsorship	Circuits & Syst. Soc.
Starting Page	61
Ending Page	64
File Size	494806
Page Count	4
File Format	PDF
ISBN	9781467322911
e-ISBN	9781467322935
e-ISBN	9781467322928
DOI	10.1109/BioCAS.2012.6418510
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-28
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instruments Noise Capacitors Bandwidth Choppers (circuits) Electroencephalography Impedance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel capacitively-coupled instrumentation amplifier employing chopping and auto-zeroing

A 140 dB-CMRR Current-Feedback Instrumentation Amplifier Employing Ping-Pong Auto-Zeroing and Chopping

A continuous-time instrumentation amplifier employing a novel auto-zeroing structure

An area-efficient capacitively-coupled instrumentation amplifier with a duty-cycled Gm-C DC servo loop in 0.18-μm CMOS

A 140dB-CMRR current-feedback instrumentation amplifier employing ping-pong auto-zeroing and chopping

A low power low noise capacitively coupled chopper instrumentation amplifier in 130 nm CMOS for portable biopotential acquisiton systems

A 1.8µW 1µV-offset capacitively-coupled chopper instrumentation amplifier in 65nm CMOS

A chopper and auto-zero offset-stabilized CMOS instrumentation amplifier

A capacitively-coupled chopper operational amplifier with 3μV Offset and outside-the-rail capability

A capacitively-coupled biomedical instrumentation amplifier employing chopping and auto-zeroing

Similar Documents

A novel capacitively-coupled instrumentation amplifier employing chopping and auto-zeroing

A 140 dB-CMRR Current-Feedback Instrumentation Amplifier Employing Ping-Pong Auto-Zeroing and Chopping

A continuous-time instrumentation amplifier employing a novel auto-zeroing structure

An area-efficient capacitively-coupled instrumentation amplifier with a duty-cycled Gm-C DC servo loop in 0.18-μm CMOS

A 140dB-CMRR current-feedback instrumentation amplifier employing ping-pong auto-zeroing and chopping

A low power low noise capacitively coupled chopper instrumentation amplifier in 130 nm CMOS for portable biopotential acquisiton systems

A 1.8µW 1µV-offset capacitively-coupled chopper instrumentation amplifier in 65nm CMOS

A chopper and auto-zero offset-stabilized CMOS instrumentation amplifier

A capacitively-coupled chopper operational amplifier with 3μV Offset and outside-the-rail capability

A capacitively-coupled biomedical instrumentation amplifier employing chopping and auto-zeroing