NDLI: [2009] A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability

Please wait, while we are loading the content...

[2009] A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability

Content Provider	IEEE Xplore Digital Library
Author	Jun Yao Shimada, H. Kobayashi, K.
Copyright Year	2010
Description	Author affiliation: Grad. Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Ikoma, Japan (Jun Yao; Shimada, H.) \|\| Grad. Sch. of Sci. & Technol., Kyoto Inst. of Technol., Kyoto, Japan (Kobayashi, K.)
Abstract	In the recent years, the increasing error rate has become one of the major impediments for the application of new process technologies in electronic devices like microprocessors. This thereby necessitates the research of fault toleration mechanisms from all device, micro-architecture and system levels to keep correct computation in future microprocessors, along the advances of process technologies.Space redundancy, as dual or triple modular redundancy (DMR or TMR), is widely used to tolerate errors with a negligible performance loss. In this paper, at the micro-architecture level, we propose a very fine-grained recovery scheme based on a DMR processor architecture to cover every transient error inside of the memory interface boundary. Our recovery method makes full use of the existing duplicated hardware in the DMR processor, which can avoid large hardware extension by not using checkpoint buffers in many fault-tolerable processors. The hardware-based recovery is achieved by dynamically triggering an instruction re-execution procedure in the next cycle after error detection, which indicates a near-zero performance impact to achieve an error-free execution.A TMR architecture is usually preferred as it provides a seamless error correction by a majority voting logic and therefore generates no recovery delay. With our fast recovery scheme at a low hardware cost, our result shows that even under a relatively high transient error rate, it is possible to only use a DMR architecture to detect/recover errors at a negligible performance cost. Our reliable processor is thus constructed to use a DMR execution with the fast recovery as its major working mode. It saves around 1/3 energy consumption from a traditional TMR architecture, while the transient error coverage is still maintained.
Starting Page	21
Ending Page	29
File Size	293794
Page Count	9
File Format	PDF
ISBN	9780769543963
ISSN	15271366
DOI	10.1109/IWIA.2010.11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-01-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault tolerance Program processors Pipelines Redundancy Computer architecture Hardware Registers redundancy Transient analysis system recovery
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Minimal Roll-Back Based Recovery Scheme for Fault Toleration in Pipeline Processors

Redundancy Mining for Soft Error Detection in Multicore Processors

An effective hybrid fault-tolerant architecture for pipelined cores

A Novel Highly Scalable Architecture with Partially Distributed Pipeline and Hardware/Software Instruction Encoding

A framework to support the design of COTS-based reliable space computers for on-board data handling

Cluster-level simultaneous multithreading for VLIW processors

Low Latency Recovery from Transient Faults for Pipelined Processor Architectures

Fault injection analysis of transient faults in clustered VLIW processors

A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors

[2009] A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability

Similar Documents

A Minimal Roll-Back Based Recovery Scheme for Fault Toleration in Pipeline Processors

Redundancy Mining for Soft Error Detection in Multicore Processors

An effective hybrid fault-tolerant architecture for pipelined cores

A Novel Highly Scalable Architecture with Partially Distributed Pipeline and Hardware/Software Instruction Encoding

A framework to support the design of COTS-based reliable space computers for on-board data handling

Cluster-level simultaneous multithreading for VLIW processors

Low Latency Recovery from Transient Faults for Pipelined Processor Architectures

Fault injection analysis of transient faults in clustered VLIW processors

A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors

[2009] A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability