NDLI: [2010] Energy Efficiency Using Loop Buffer based Instruction Memory Organizations

Please wait, while we are loading the content...

[2010] Energy Efficiency Using Loop Buffer based Instruction Memory Organizations

Content Provider	IEEE Xplore Digital Library
Author	Artes, A. Duarte, F. Ashouei, M. Huisken, J. Ayala, J.L. Atienza, D. Catthoor, F.
Copyright Year	2010
Description	Author affiliation: Holst Centre, imec, Eindhoven, Netherlands (Artes, A.; Duarte, F.; Ashouei, M.; Huisken, J.) \|\| Fac. de Inf., Univ. Complutense de Madrid, Madrid, Spain (Ayala, J.L.) \|\| imec, Leuven, Belgium (Catthoor, F.) \|\| EPFL, Lausanne, Switzerland (Atienza, D.)
Abstract	Energy consumption in embedded systems is strongly dominated by instruction memory organizations. Based on this, any architectural enhancement introduced in this component will produce a significant reduction of the total energy bud-get of the system. Loop buffering is an effective scheme to reduce the energy consumption of the instruction memory organization.In this paper, a novel classification of architectural enhancements based on the use of loop buffer concept is presented. Using this classification, an energy design space exploration is performed to show the impact in the energy consumption on different application scenarios. From gate-level simulations, the energy analysis demonstrates that the instruction level parallelism of the system brings not only improvements in performance, but also improvements in the energy consumption of the system.The increase in instruction level parallelism makes easy the adaptation of the sizes of the loop buffers to the sizes of the loops that form the application, because gives more freedom to combine the execution of the loops that form the application.
Starting Page	59
Ending Page	67
File Size	667280
Page Count	9
File Format	PDF
ISBN	9780769543963
ISSN	15271366
DOI	10.1109/IWIA.2010.10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-01-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Program processors Memory management instruction memory Organizations Benchmark testing Parallel processing embedded processor loop buffer Registers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reducing instruction memory energy consumption by using Instruction Buffer and after scheduling analysis

Effects of loop unrolling and use of instruction buffer on processor energy consumption

Feasibility exploration of NVM based I-cache through MSHR enhancements

Filtering Insertions into a Small Instruction Cache in Embedded Processors

Scratchpad Memories for Parallel Applications in Multi-core Architectures

Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming

Loop Scheduling for Multithreaded Processors

An XOR-Based Approach to Merging Entries for Instruction Register Files

Instruction buffering exploration for low energy embedded processors.

[2010] Energy Efficiency Using Loop Buffer based Instruction Memory Organizations

Similar Documents

Reducing instruction memory energy consumption by using Instruction Buffer and after scheduling analysis

Effects of loop unrolling and use of instruction buffer on processor energy consumption

Feasibility exploration of NVM based I-cache through MSHR enhancements

Filtering Insertions into a Small Instruction Cache in Embedded Processors

Scratchpad Memories for Parallel Applications in Multi-core Architectures

Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming

Loop Scheduling for Multithreaded Processors

An XOR-Based Approach to Merging Entries for Instruction Register Files

Instruction buffering exploration for low energy embedded processors.

[2010] Energy Efficiency Using Loop Buffer based Instruction Memory Organizations