NDLI: Enhancement in ARM Code Optimization for Memory Constrained Embedded Systems

Content Provider	IEEE Xplore Digital Library
Author	Thangaraj, S. Gummadi, S. Radhakrishnan, S.
Copyright Year	2006
Description	Author affiliation: Arulmigu Kalasalingam Coll. of Eng., Tamil Nadu (Thangaraj, S.)
Abstract	In recent years the supremacy of embedded system has increased tremendously in such a way that it has impinged into all the mobile and multimedia applications. While designing an embedded system application, apart from execution speed, the most important factor that has to be considered is the total cost of the system. Most of the application that run on embedded platform faces a common problem with the availability of restricted or very small memory area available for storing the application program. The cost of the embedded system mostly depends on the amount of memory used. Reducing the code size is a straight forward solution to minimize the memory used by the application program. In this paper we propose a new unique method which will reduce the code size to approximately 5% of a code which has already passed through all the levels of optimization embedded in the Keil compiler.
Starting Page	483
Ending Page	486
File Size	117857
Page Count	4
File Format	PDF
ISBN	142440715X
DOI	10.1109/ADCOM.2006.4289940
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-20
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Constraint optimization Costs Optimizing compilers Multimedia systems Embedded system Educational institutions Registers Flow graphs System-on-a-chip Assembly
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Estimation of control logic for binary synthesis

Retargetable Code Optimization for Predicated Execution

A software enhancement system for embedded software development

Runtime code parallelization for on-chip multiprocessors

Function inlining under code size constraints for embedded processors

Revisiting Out-of-SSA Translation for Correctness, Code Quality and Efficiency

Address code and arithmetic optimizations for embedded systems

Dynamic trellis diagrams for optimized DSP code generation

Phase coupled code generation for DSPs using a genetic algorithm

Enhancement in ARM Code Optimization for Memory Constrained Embedded Systems

Similar Documents

Estimation of control logic for binary synthesis

Retargetable Code Optimization for Predicated Execution

A software enhancement system for embedded software development

Runtime code parallelization for on-chip multiprocessors

Function inlining under code size constraints for embedded processors

Revisiting Out-of-SSA Translation for Correctness, Code Quality and Efficiency

Address code and arithmetic optimizations for embedded systems

Dynamic trellis diagrams for optimized DSP code generation

Phase coupled code generation for DSPs using a genetic algorithm

Enhancement in ARM Code Optimization for Memory Constrained Embedded Systems